参数资料
型号: IDT70V25L25PFGI
厂商: IDT, Integrated Device Technology Inc
文件页数: 14/25页
文件大小: 0K
描述: IC SRAM 128KBIT 25NS 100TQFP
标准包装: 45
格式 - 存储器: RAM
存储器类型: SRAM - 双端口,异步
存储容量: 128K(8K x 16)
速度: 25ns
接口: 并联
电源电压: 3 V ~ 3.6 V
工作温度: -40°C ~ 85°C
封装/外壳: 100-LQFP
供应商设备封装: 100-TQFP(14x14)
包装: 托盘
产品目录页面: 1254 (CN2011-ZH PDF)
其它名称: 70V25L25PFGI
800-1389
IDT70V35/34S/L (IDT70V25/24S/L)
High-Speed 3.3V 8/4K x 18 (8/4K x 16) Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Write Cycle No. 1, R/ W Controlled Timing (1,5,8)
t WC
ADDRESS
OE
t AW
t HZ
(7)
CE or SEM
CE or SEM
(9)
(9)
t AS
(6)
t WP
(2)
(3)
t WR
R/ W
t WZ
(7)
t OW
DATA OUT
(4)
t DW
t DH
(4)
DATA IN
5624 drw 09
Timing Waveform of Write Cycle No. 2, CE , UB , LB Controlled Timing (1,5)
t WC
ADDRESS
t AW
CE or SEM
(9)
(9)
UB or LB
R/ W
t AS (6)
t EW (2)
t DW
t WR (3)
t DH
DATA IN
5624 drw 10
NOTES:
1. R/ W or CE or UB & LB must be HIGH during all address transitions.
2. A write occurs during the overlap (t EW or t WP ) of a LOW UB or LB and a LOW CE and a LOW R/ W for memory array writing cycle.
3. t WR is measured from the earlier of CE or R/ W (or SEM or R/ W ) going HIGH to the end-of-write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM LOW transition occurs simultaneously with or after the R/ W LOW transition the outputs remain in the HIGH-impedance state.
6. Timing depends on which enable signal is asserted last, CE , R/ W , or UB or LB .
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with Output Test Load
(Figure 2).
8. If OE is LOW during R/ W controlled write cycle, the write pulse width must be the larger of t WP or (t WZ + t DW ) to allow the I/O drivers to turn off and data to be
placed on the bus for the required t DW . If OE is HIGH during an R/ W controlled write cycle, this requirement does not apply and the write pulse can be as short as
the specified t WP .
9. To access SRAM, CE = V IL , UB or LB = V IL , and SEM = V IH . To access Semaphore, CE = V IH or UB and LB = V IH , and SEM = V IL . t EW must be met for either condition.
14
6.42
相关PDF资料
PDF描述
ACB75DHFT CONN EDGECARD 150POS .050 SMD
ABB75DHFT CONN EDGECARD 150POS .050 SMD
ACB40DHBN CONN EDGECARD 80POS R/A .050 DIP
ACB40DHBD CONN EDGECARD 80POS R/A .050 DIP
RSM44DRKF-S13 CONN EDGECARD 88POS .156 EXTEND
相关代理商/技术参数
参数描述
IDT70V25L25PFGI8 功能描述:IC SRAM 128KBIT 25NS 100TQFP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,异步 存储容量:128K(8K x 16) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘 其它名称:70V25S15PF
IDT70V25L25PFI 功能描述:IC SRAM 128KBIT 25NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)
IDT70V25L25PFI8 功能描述:IC SRAM 128KBIT 25NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,异步 存储容量:128K(8K x 16) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘 其它名称:70V25S15PF
IDT70V25L35G 功能描述:IC SRAM 128KBIT 35NS 84PGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,同步 存储容量:1.125M(32K x 36) 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA(17x17) 包装:带卷 (TR) 其它名称:70V3579S5BCI8
IDT70V25L35J 功能描述:IC SRAM 128KBIT 35NS 84PLCC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,异步 存储容量:128K(8K x 16) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘 其它名称:70V25S15PF