- 您现在的位置：买卖IC网 > PDF目录4166 > IDT71V3556SA100BQ8 (IDT, Integrated Device Technology Inc)IC SRAM 4MBIT 100MHZ 165FBGA PDF资料下载
参数资料
| 型号： | IDT71V3556SA100BQ8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 1/28页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 4MBIT 100MHZ 165FBGA |
| 标准包装： | 2,000 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 同步 ZBT |
| 存储容量： | 4.5M（128K x 36） |
| 速度： | 100MHz |
| 接口： | 并联 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 165-TBGA |
| 供应商设备封装： | 165-CABGA（13x15） |
| 包装： | 带卷 (TR) |
| 其它名称： | 71V3556SA100BQ8 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
128K x 36, 256K x 18
3.3V Synchronous ZBT SRAMs
3.3V I/O, Burst Counter
Pipelined Outputs
IDT71V3556S/XS
IDT71V3558S/XS
IDT71V3556SA/XSA
IDT71V3558SA/XSA
128K x 36, 256K x 18 memory configurations
Features
◆
Description
The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
Supports high performance system speed - 200 MHz (x18)
(3.2 ns Clock-to-Data Access)
Supports high performance system speed - 166 MHz (x36)
(3.5 ns Clock-to-Data Access)
ZBT TM Feature - No dead cycles between write and read
cycles
Internally synchronized output buffer enable eliminates the
need to control OE
Single R/ W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write ( BW 1 - BW 4 ) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%), 3.3V I/O Supply (V DDQ)
Optional- Boundary Scan JTAG Interface (IEEE 1149.1
compliant)
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA)
bit) synchronous SRAMS. They are designed to eliminate dead bus
cycles when turning the bus around between reads and writes, or
writes and reads. Thus, they have been given the name ZBT TM , or
Zero Bus Turnaround.
Address and control signals are applied to the SRAM during one
clock cycle, and two cycles later the associated data cycle occurs, be
it read or write.
The IDT71V3556/58 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be
used to disable the outputs at any given time.
A Clock Enable ( CEN ) pin allows operation of the IDT71V3556/58
to be suspended as long as necessary. All synchronous inputs are
ignored when ( CEN ) is high and the internal device registers will hold
their previous values.
There are three chip enable pins ( CE 1 , CE 2 , CE 2 ) that allow the
user to deselect the device when desired. If any one of these three are
not asserted when ADV/ LD is low, no new memory operation can be
initiated. However, any pending data transfers (reads or writes) will be
completed. The data bus will tri-state two cycles after chip is deselected
or a write is initiated.
Pin Description Summary
A 0 -A 17
CE 1 , CE 2 , CE 2
OE
R/ W
CEN
BW 1 , BW 2 , BW 3 , BW 4
CLK
ADV/ LD
LBO
TMS
TDI
TCK
TDO
TRST
ZZ
I/O 0 -I/O 31 , I/O P1 -I/O P4
V DD , V DDQ
V SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance b urst address / Load new address
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Output
JTAG Reset (Optional)
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Synchronous
Synchronous
N/A
Synchronous
Asynchronous
Synchronous
Synchronous
Static
Static
5281 tbl 01
OCTOBER 2010
1
? 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-5281/11
相关PDF资料 |
PDF描述 |
|---|---|
| XC4008E-1PG191C | IC FPGA C-TEMP 5V 1SPD 191-CPGA |
| IDT71V547S80PFG | IC SRAM 4MBIT 80NS 100TQFP |
| XC4008E-1PC84C | IC FPGA C-TEMP 5V 1SPD 84-PLCC |
| XC4006E-4TQ144I | IC FPGA I-TEMP 5V 4SPD 144-TQFP |
| XC4006E-4PQ208I | IC FPGA I-TEMP 5V 4SPD 208-PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT71V3556SA100BQG | 功能描述:IC SRAM 4MBIT 100MHZ 165FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,000 系列:MoBL® 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并联 电源电压:2.2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-VFBGA 供应商设备封装:48-VFBGA（6x8） 包装:带卷 (TR) |
| IDT71V3556SA100BQG8 | 功能描述:IC SRAM 4MBIT 100MHZ 165FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:72 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步 存储容量:4.5M（256K x 18） 速度:133MHz 接口:并联 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x20） 包装:托盘 |
| IDT71V3556SA100BQGI | 功能描述:IC SRAM 4MBIT 100MHZ 165FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,000 系列:MoBL® 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并联 电源电压:2.2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-VFBGA 供应商设备封装:48-VFBGA（6x8） 包装:带卷 (TR) |
| IDT71V3556SA100BQGI8 | 功能描述:IC SRAM 4MBIT 100MHZ 165FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:72 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步 存储容量:4.5M（256K x 18） 速度:133MHz 接口:并联 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x20） 包装:托盘 |
| IDT71V3556SA100BQI | 功能描述:IC SRAM 4MBIT 100MHZ 165FBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,000 系列:MoBL® 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并联 电源电压:2.2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-VFBGA 供应商设备封装:48-VFBGA（6x8） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。