- 您现在的位置：买卖IC网 > PDF目录9948 > IDT723632L15PQF (IDT, Integrated Device Technology Inc)IC FIFO SYNC 512X36X2 132QFP PDF资料下载
参数资料
| 型号： | IDT723632L15PQF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 3/25页 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC 512X36X2 132QFP |
| 标准包装： | 36 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存储容量： | 36.8K（512 x 36 x 2） |
| 数据速率： | 67MHz |
| 访问时间： | 15ns |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 132-BQFP 缓冲式 |
| 供应商设备封装： | 132-PQFP（24.13x24.13） |
| 包装： | 托盘 |
| 其它名称： | 723632L15PQF |
11
IDT723622/723632/723642 CMOS SyncBiFIFO
256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
COMMERCIALTEMPERATURERANGE
The setup and hold time constraints to the port Clocks for the port Chip
Selects and Write/Read selects are only for enabling write and read
operations and are not related to high-impedance control of the data
outputs. If a port enable is LOW during a clock cycle, the port’s Chip Select
and Write/Read select may change states during the setup and hold time
window of the cycle.
When a FIFO Output Ready flag is LOW, the next word written is
automaticallysenttotheFIFOoutputregisterautomaticallybytheLOW-to-HIGH
transitionoftheportclockthatsetstheOutputReadyflagHIGH. WhentheOutput
ReadyflagisHIGH,subsequentdataisclockedtotheoutputregistersonlywhen
aFIFOreadisselectedusingtheport’sChipSelect,Write/Readselect,Enable,
and Mailbox select.
SYNCHRONIZED FIFO FLAGS
Each FIFO is synchronized to its port clock through at least two flip-flop
stages. This is done to improve flag-signal reliability by reducing the
probability of metastable events when CLKA and CLKB operate asynchro-
nously to one another. ORA,
AEA, IRA, and AFA are synchronized to CLKA.
ORB,
AEB, IRB, and AFB are synchronized to CLKB. Tables 4 and 5 show
the relationship of each port flag to FIFO1 and FIFO2.
OUTPUT READY FLAGS (ORA, ORB)
The Output Ready flag of a FIFO is synchronized to the port clock that
reads data from its array. When the Output Ready flag is HIGH, new data
is present in the FIFO output register. When the Output Ready flag is LOW,
thepreviousdatawordispresentintheFIFOoutputregisterandattemptedFIFO
reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to
itsoutputregister.ThestatemachinethatcontrolsanOutputReadyflagmonitors
a write pointer and read pointer comparator that indicates when the FIFO
memory status is empty, empty+1, or empty+2. From the time a word is written
toaFIFO,itcanbeshiftedtotheFIFOoutputregisterinaminimumofthreecycles
of the Output Ready flagsynchronizing clock. Therefore, an Output Readyflag
isLOWifawordinmemoryisthenextdatatobesenttotheFlFOoutputregister
andthreecyclesoftheportClockthatreadsdatafromtheFIFOhavenotelapsed
sincethetimethewordwaswritten.TheOutputReadyflagoftheFIFOremains
LOW until the third LOW-to-HIGH transition of the synchronizing clock occurs,
simultaneouslyforcingtheOutputReadyflagHIGHandshiftingthewordtothe
FIFO output register.
A LOW-to-HIGH transition on an Output Ready flag synchronizing clock
begins the first synchronization cycle of a write if the clock transition occurs at
timetSKEW1orgreaterafterthewrite.Otherwise,thesubsequentclockcyclecan
bethefirstsynchronizationcycle(seeFigures8and9forORAandORBtiming
diagrams).
INPUT READY FLAGS (IRA, IRB)
TheInputReadyflagofaFlFOissynchronizedtotheportclockthatwrites
data to its array. When the Input Ready flag is HIGH, a memory location is free
in the FIFO to receive new data. No memory locations are free when the Input
Ready flag is LOW and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The
statemachinethatcontrolsanInputReadyflagmonitorsawritepointerandread
pointercomparatorthatindicateswhentheFlFOmemorystatusisfull,full-1,or
CSB
W/RB
ENB
MBB
CLKB
Data B (B0-B35) I/O
PORT FUNCTION
H
X
High-Impedance
None
L
X
Input
None
LL
H
L
↑
Input
FIFO2 write
LL
H
↑
Input
Mail2 write
L
H
L
X
Output
None
LH
H
L
↑
Output
FIFO1 read
L
H
L
H
X
Output
None
LH
H
↑
Output
Mail1 read (set
MBF1 HIGH)
TABLE 3 — PORT B ENABLE FUNCTION TABLE
TABLE 2 — PORT A ENABLE FUNCTION TABLE
CSA
W/
RA
ENA
MBA
CLKA
Data A (A0-A35) I/O
PORT FUNCTION
H
X
High-Impedance
None
L
H
L
X
Input
None
LH
H
L
↑
Input
FIFO1 write
LH
H
↑
Input
Mail1 write
L
X
Output
None
LL
H
L
↑
Output
FIFO2 read
L
H
X
Output
None
LL
H
↑
Output
Mail2 read (set
MBF2 HIGH)
相关PDF资料 |
PDF描述 |
|---|---|
| V150B24M250B3 | CONVERTER MOD DC/DC 24V 250W |
| VI-B6V-IV-F1 | CONVERTER MOD DC/DC 5.8V 150W |
| MS3100R22-19S | CONN RCPT 14POS WALL MNT W/SCKT |
| VI-B6T-IV-F4 | CONVERTER MOD DC/DC 6.5V 150W |
| VI-B6T-IV-F3 | CONVERTER MOD DC/DC 6.5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT723633L12PF | 功能描述:IC FIFO SYNC 512X36 128-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT723633L12PF8 | 功能描述:IC FIFO SYNC 512X36 128-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT723633L15PF | 功能描述:IC FIFO SYNC 512X36 128-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT723633L15PF8 | 功能描述:IC FIFO SYNC 512X36 128-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT723634L12PF | 功能描述:IC FIFO SYNC 512X36X2 128QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
发布紧急采购，3分钟左右您将得到回复。