参数资料
型号: IDT72V2105L15PFI
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: FIFO
英文描述: 3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO 131,072 x 18 262,144 x 18
中文描述: 256K X 18 OTHER FIFO, 10 ns, PQFP64
封装: PLASTIC, TQFP-64
文件页数: 17/26页
文件大小: 294K
代理商: IDT72V2105L15PFI
24
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT72V295/72V2105 3.3V HIGH DENSITY CMOS
SUPERSYNC FIFOTM 131,072 x 18, 262,144 x 18
NOTES:
1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
2. Do not connect any output control signals directly together.
3. FIFO #1 and FIFO #2 must be the same depth, but may be different word widths.
OPTIONAL CONFIGURATIONS
WIDTH EXPANSION CONFIGURATION
Word width may be increased simply by connecting together the control
signals of multiple devices. Status flags can be detected from any one
device. The exceptions are the
EF and FF functions in IDT Standard mode
and the
IR and OR functions in FWFT mode. Because of variations in skew
between RCLK and WCLK, it is possible for
EF/FF deassertion and IR/OR
assertion to vary by one cycle between FIFOs. In IDT Standard mode, such
Figure 19. Block Diagram of 131,072 x 36 and 262,144 x 36 Width Expansion
problems can be avoided by creating composite flags, that is, ANDing
EF
of every FIFO, and separately ANDing
FF of every FIFO. In FWFT mode,
composite flags can be created by ORing
ORof every FIFO, and separately
ORing
IR of every FIFO.
Figure 23 demonstrates a width expansion using two IDT72V295/
72V2105 devices. D0-D17 from each device form a 36-bit wide input bus
and Q0-Q17 from each device form a 36-bit wide output bus. Any word width
can be attained by adding additional IDT72V295/72V2105 devices.
WRITE CLOCK (WCLK)
m + n
mn
MASTER RESET (
MRS)
READ CLOCK (RCLK)
DATA OUT
nm + n
WRITE ENABLE (
WEN)
FULL FLAG/INPUT READY (
FF/IR) #1
PROGRAMMABLE (
PAF)
PROGRAMMABLE (
PAE)
EMPTY FLAG/OUTPUT READY (EF/OR) #2
OUTPUT ENABLE (
OE)
READ ENABLE (
REN)
m
LOAD (
LD)
IDT
72V295
72V2105
EMPTY FLAG/OUTPUT READY (
EF/OR) #1
PARTIAL RESET (
PRS)
IDT
72V295
72V2105
4668 drw 22
FULL FLAG/INPUT READY (
FF/IR) #2
HALF-FULL FLAG (
HF)
FIRST WORD FALL THROUGH/
SERIAL INPUT (FWFT/SI)
RETRANSMIT (
RT)
FIFO
#2
GATE
(1)
GATE
(1)
D0
- Dm
DATA IN
Dm+1 - Dn
Q0
- Qm
Qm+1 - Qn
FIFO
#1
相关PDF资料
PDF描述
IDT72V36100L15PFI 3.3 VOLT HIGH-DENSITY SUPERSYNC II⑩ 36-BIT FIFO
IDT72V36100L6BB 3.3 VOLT HIGH-DENSITY SUPERSYNC II⑩ 36-BIT FIFO
IDT72V36100L6PF 3.3 VOLT HIGH-DENSITY SUPERSYNC II⑩ 36-BIT FIFO
IDT72V36100L7.5PF 3.3 VOLT HIGH-DENSITY SUPERSYNC II⑩ 36-BIT FIFO
IDT72V36102L10PF 3.3 VOLT CMOS SyncBiFIFO-TM
相关代理商/技术参数
参数描述
IDT72V2105L15PFI8 功能描述:IC FIFO SUPERSYNCII 15NS 64-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256(64 x 4) 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP(0.300",7.62mm) 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433
IDT72V2105L20PF 功能描述:IC FIFO SUPERSYNCII 20NS 64-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:74ABT 功能:同步,双端口 存储容量:4.6K(64 x 36 x2) 数据速率:67MHz 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:120-LQFP 裸露焊盘 供应商设备封装:120-HLQFP(14x14) 包装:托盘 产品目录页面:1005 (CN2011-ZH PDF) 其它名称:296-3984
IDT72V2105L20PF8 功能描述:IC FIFO SUPERSYNCII 20NS 64-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256(64 x 4) 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP(0.300",7.62mm) 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433
IDT72V2111L10PF 功能描述:IC FIFO SS 512X9 10NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256(64 x 4) 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP(0.300",7.62mm) 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433
IDT72V2111L10PF8 功能描述:IC FIFO SS 512X9 10NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256(64 x 4) 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP(0.300",7.62mm) 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433