- 您现在的位置：买卖IC网 > PDF目录10009 > IDT72V3611L20PF (IDT, Integrated Device Technology Inc)IC FIFO SYNC 64X36 20NS 120-TQFP PDF资料下载
参数资料
| 型号： | IDT72V3611L20PF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 13/19页 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC 64X36 20NS 120-TQFP |
| 标准包装： | 45 |
| 系列： | 72V |
| 功能： | 同步 |
| 存储容量： | 2.3K（64 x 36） |
| 数据速率： | 50MHz |
| 访问时间： | 20ns |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 120-LQFP |
| 供应商设备封装： | 120-TQFP（14x14） |
| 包装： | 托盘 |
| 其它名称： | 72V3611L20PF |
3
IDT72V3611 3.3V, CMOS SyncFIFOTM
64 x 36
COMMERCIALTEMPERATURERANGE
Symbol
Name
I/O
Description
A0-A35
Port-AData
I/O
36-bitbidirectionaldataportforsideA.
AE
Almost-EmptyFlag
O
Programmable Almost-Empty flag synchronized to CLKB. It is LOW when the number of words
in the FIFO is less than or equal to the value in the offset register, X.
AF
Almost-FullFlag
O
Programmable Almost-Full flag synchronized to CLKA. It is LOW when the number of empty
locations in the FIFO is less than or equal to the value in the Offset register, X.
B0-B35
Port-BData.
I/O
36-bitbidirectionaldataportforsideB.
CLKA
Port-A Clock
I
CLKA is a continuous clock that synchronizes all data transfers through port-A and can be
asynchronous or coincident to CLKB. FF and AF are synchronized to the LOW-to-HIGH
transitionofCLKA.
CLKB
Port-BClock
I
CLKB is a continuous clock that synchronizes all data transfers through port-B and can be
asynchronous or coincident to CLKA. EF and AE are synchronized totheLOW-to-HIGH
transitionofCLKB.
CSA
Port-AChipSelect
I
CSAmust be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A.
The A0-A35 outputs are in the high-impedance state when CSAis HIGH.
CSB
Port-BChipSelect
I
CSBmust be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B.
The B0-B35 outputs are in the high-impedance state when CSBis HIGH.
EF
EmptyFlag
O
EFis synchronized to the LOW-to-HIGH transition of CLKB. When EFis LOW, the FIFO is empty,
and reads from its memory are disabled. Data can be read from the FIFO to its output register
when EF is HIGH. EF is forced LOW when the device is reset and is set HIGH by the second
LOW-to-HIGHtransitionofCLKBafterdataisloadedintoemptyFIFOmemory.
ENA
Port-AEnable
I
ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A.
ENB
Port-BEnable
I
ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B.
FF
Full Flag
O
FFis synchronized to the LOW-to-HIGH transition of CLKA. When FFis LOW, the FIFO is full, and
writes to its memory are disabled. FFis forced LOW when the device is reset and is set HIGH by
thesecondLOW-to-HIGHtransitionofCLKAafterreset.
FS1, FS0
Flag-OffsetSelects
I
The LOW-to-HIGH transition of RSTlatches the values of FS0 and FS1, which loads one of four
presetvaluesintotheAlmost-FullandAlmost-EmptyOffsetregister(X).
MBA
Port-AMailboxSelect
I
A HIGH level on MBA chooses a mailbox register for a port-A read or write operation.
MBB
Port-BMailboxSelect
I
A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the
B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output,
and a LOW level selects the FIFO output register data for output.
MBF1
Mail1RegisterFlag
O
MBF1is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes
to the mail1 register are inhibited while MBF1is set LOW. MBF1is set HIGH by a LOW-to-HIGH
transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH when the
device is reset.
MBF2
Mail2RegisterFlag
O
MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes
to the mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH
transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is set HIGH when the
device is reset.
ODD/
Odd/EvenParity
I
Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is checked when
EVEN
Select
ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity
generation is enabled for a read operation.
PEFA
Port-A Parity Error
O
When any byte applied to terminals A0-A35 fails parity, PEFA is LOW. Bytes are organized as
Flag
[Port A) A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the
parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The
parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if
parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by
having CSA LOW, ENA HIGH, W/RA LOW, MBA HIGH, and PGA HIGH, the PEFA flag is forced
HIGHregardlessofthestateofA0-A35inputs.
PIN DESCRIPTION
相关PDF资料 |
PDF描述 |
|---|---|
| MS3101A22-18S | CONN RCPT 8POS FREE HNG W/SCKT |
| VI-263-IW-F1 | CONVERTER MOD DC/DC 24V 100W |
| VE-26L-MY | CONVERTER MOD DC/DC 28V 50W |
| VI-262-IX-B1 | CONVERTER MOD DC/DC 15V 75W |
| IDT72V261LA20PF8 | IC FIFO SS 8192X18 20NS 64QFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V3611L20PF8 | 功能描述:IC FIFO SYNC 64X36 20NS 120-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3611L20PQF | 功能描述:IC FIFO SYNC 64X36 20NS 132-PQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3612L12PF | 功能描述:IC FIFO 64X36X2 12NS 120QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3612L12PF8 | 功能描述:IC FIFO 64X36X2 12NS 120QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3612L12PFG | 功能描述:IC FIFO 64X36X2 12NS 120QFP RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
发布紧急采购，3分钟左右您将得到回复。