参数资料
型号: IDT72V3680L10PF8
厂商: IDT, Integrated Device Technology Inc
文件页数: 28/46页
文件大小: 0K
描述: IC FIFO SS 16384X36 10NS 128TQFP
标准包装: 1,000
系列: 72V
功能: 异步,同步
存储容量: 576K(16K x 36)
数据速率: 100MHz
访问时间: 10ns
电源电压: 3.15 V ~ 3.45 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 128-LQFP
供应商设备封装: 128-TQFP(14x20)
包装: 带卷 (TR)
其它名称: 72V3680L10PF8
34
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC IITM 36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
OCTOBER 22, 2008
NOTES:
1. m =
PAF offset.
2. D = maximum FIFO depth.
In IDT Standard mode: D = 1,024 for the IDT72V3640, 2,048 for the IDT72V3650, 4,096 for the IDT72V3660 and 8,192 for the IDT72V3670, 16,384 for the IDT72V3680 and 32,768
for the IDT72V3690.
In FWFT mode: D = 1,025 for the IDT72V3640, 2,049 for the IDT72V3650, 4,097 for the IDT72V3660, 8,193 for the IDT72V3670, 16,385 for the IDT72V3680 and 32,769 for the
IDT72V3690.
3. tSKEW2 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that
PAF will go HIGH (after one WCLK cycle plus tPAFS). If the time between the
rising edge of RCLK and the rising edge of WCLK is less than tSKEW2, then the
PAF deassertion time may be delayed one extra WCLK cycle.
4.
PAF is asserted and updated on the rising edge of WCLK only.
5. Select this mode by setting PFM HIGH during Master Reset.
WCLK
WEN
PAF
RCLK
(3)
tPAFS
REN
4667 drw23
D - (m+1) words in FIFO(2)
D - m words in FIFO(2)
1
2
12
D-(m+1) words
in FIFO(2)
tPAFS
tENH
tENS
tSKEW2
tENH
tENS
tCLKL
RCLK
LD
REN
Q0 - Qn
tLDH
tLDS
tENS
DATA IN OUTPUT REGISTER
PAE OFFSET
PAF OFFSET
tENH
tLDH
4667 drw22
t CLK
tA
tCLKH
tCLKL
WCLK
LD
WEN
D0 - Dn
4667 drw21
tLDS
tENS
PAE
OFFSET
PAF
OFFSET
tDS
tDH
tLDH
tENH
tCLK
tLDH
tENH
tDH
tCLKH
tCLKL
Figure 18. Synchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)
NOTES:
1. OE = LOW.
2. The timing diagram illustrates reading of offset registers with an output bus width of 36 bits.
Figure 17. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT Modes)
Figure 16. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
NOTE:
1. This timing diagram illustrates programming with an input bus width of 36 bits.
相关PDF资料
PDF描述
MS27468T11B35S EDR CONN RCPT 13POS JAM NUT W/SCKT
IDT72V3676L15PF8 IC FIFO 16384X36 15NS 128QFP
MS3120P14-18S CONN RCPT 18POS WALL MNT W/SCKT
IDT72V3674L15PF8 IC FIFO 16384X36 15NS 128QFP
MS27467T11B35P EDR CONN PLUG 13POS STRAIGHT W/PINS
相关代理商/技术参数
参数描述
IDT72V3680L10PFI 制造商:Integrated Device Technology Inc 功能描述:
IDT72V3680L15PF 功能描述:IC FIFO SS 16384X36 15NS 128TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256(64 x 4) 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP(0.300",7.62mm) 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433
IDT72V3680L15PF8 功能描述:IC FIFO SS 16384X36 15NS 128TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256(64 x 4) 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP(0.300",7.62mm) 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433
IDT72V3680L15PFI 功能描述:IC FIFO SS 16384X36 15NS 128TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256(64 x 4) 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP(0.300",7.62mm) 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433
IDT72V3680L15PFI8 功能描述:IC FIFO SS 16384X36 15NS 128TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256(64 x 4) 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP(0.300",7.62mm) 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433