- 您现在的位置：买卖IC网 > PDF目录4579 > IDT77V500S25BC (IDT, Integrated Device Technology Inc)IC SW MEMORY 8X8 1.2BGPS 144-BGA PDF资料下载
参数资料
| 型号： | IDT77V500S25BC |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 13/17页 |
| 文件大小： | 0K |
| 描述： | IC SW MEMORY 8X8 1.2BGPS 144-BGA |
| 标准包装： | 126 |
| 系列： | SwitchStar™ |
| 类型： | 集成式开关控制器 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LBGA |
| 供应商设备封装： | 144-CABGA（13x13） |
| 包装： | 托盘 |
| 其它名称： | 77V500S25BC |
5 of 17
April 11, 2001
IDT77V500
TQFP Pin Description
Pin Number
Symbol
Type
Description
18
SCLK
I
System clock: Reference clock input for all synchronous pins of the IDT77V500 Switch Controller. All synchro-
nous signals are referenced to the rising edge of SCLK.
22,20
CBRCLK3,
CBRCLK2
I
CBR Clocks 3 and 2: External clock signals used when Constant Bit Rate (CBR) Service classes are utilized.
These clock signals correspond to Output Port priorities 3 and 2 respectively and are used to determine the
constant bit rate for the controller. Priority 3 is the highest priority. If CBR mode is not used these pins should
be pulled up to Vcc with a resistor with a recommended value of 5K ohm or less.
86
CRCERR
I
Cyclical Redundancy Check Error: Synchronous input on the rising edge of SCLK. CRCERR asserted LOW
by the IDT77V400 Switching Memory during a store operation indicates that a HEC CRC error has occurred in
the cell header.
2MD/C
I
Manager Control: Selects the data or control registers of the IDT77V500 for the Manager Bus Operation.
MD/C asserted HIGH selects the data registers, and MD/C LOW selects the command/status registers of the
IDT77V500.
3MR/W
I
Manager Read/Write: MR/W LOW will write the data on the Manager Bus into the registers selected by the
MD/C input. In write mode (MR/W LOW) the data on MDATA0-7 is written synchronously with respect to the
rising edge of MSTRB; in read mode (MR/W HIGH) the data is accessed asynchronously.
4MSTRB
I
Manager Strobe: Input which acts as a clock for the Manager Bus (MDATA0-7). Other Manager Bus inputs are
synchronous to the rising edge of MSTRB during write operations (MR/W LOW) and must meet the specified
Setup and Hold parameters. MSTRB performs an asynchronous Output Enable function when a read opera-
tion (MR/W HIGH) is executed on the Manager Bus. When MSTRB is LOW and MR/W is HIGH (Read Mode)
the Manager Bus is enabled in output mode and the contents of the IDT77V500 registers (determined by the
MD/C input) are available to be read on MDATA0-7.
17
RESETI
I
Reset Input: When asserted HIGH, this signal asynchronously initiates the internal reset sequence of the
IDT77V500.
19
RESETO
O
Reset Output: Asserted HIGH upon initiating the reset of the IDT77V500 (RESETI HIGH). In multiple
IDT77V500 configurations, this output is connected to the RESETI input of the next controller in the chain.
RESETO will remain HIGH until a START command is received from the Call Setup Manager.
7-9, 12-14
CMD0-5
O
Command Bus: Synchronized with SCLK, instructions to be executed by the IDT77V400 Switching memory
are output by the IDT77V500 on this 6-bit bus.
24
SFRM
O
Synchronize Output Frame: Synchronous output used when multiple IDT77V500's contend for a common bus.
The Master IDT77V500 generates this signal which then drives the OFRM0 input of the other IDT77V500s.
40-43, 46-49, 53-56, 59-66,
69-73, 77-79, 82-85
IOD0-31
I/O
Control Data Bus: Synchronous with SCLK and one cycle latent to the Command Bus (CMD0-5). Used for
transfer of the header bytes, configuration register, error and status registers, and the cell memory address
between the IDT77V500 and the IDT77V400 Switching Memory.
1, 90-93, 96-98
MDATA0-7
I/O
Manager Bus: Communications between the Call Setup Manager and the IDT77V500 occur over this 8-bit bi-
directional bus. MD/C, MR/W, and MSTRB determine the mode and data type transferred across the MDATA
bus. Write operations are synchronous with respect to MSTRB, while MDATA behaves asynchronously for
read operations.
25, 28-29, 32-35, 36
OFRM1-7
OFRM0
I/O
Output Frame: Asynchronous input pins used by the IDT77V500 to detect when the next cell can be loaded to
the specified IDT77V400 output port 0 through 7. When in multiple IDT77V500 configurations, the OFRM1-7
are redefined as CBUS1-7 for arbitration. OFRM0 is always an input pin (There is no CBUS0).
11, 31, 45, 58, 68, 81, 87-
89, 94
VCC
Power
Power Supply (+3.3V ±300mV)
10, 30, 37-39, 44, 57, 67,
80, 95
VSS
Power
Ground
5-6, 15-16, 21, 23, 26-27,
50-52, 74-76, 99-100
NC
____
No Connect
相关PDF资料 |
PDF描述 |
|---|---|
| IDT77V500S25BCG | IC SW MEMORY 8X8 1.2BGPS 144-BGA |
| EB81-S0K2240X | CONN EDGEBOARD DUAL 44POS 5A |
| LT1175IS8-5#TRPBF | IC REG LDO -5V .5A 8SOIC |
| RMM43DTMD | CONN EDGECARD 86POS R/A .156 SLD |
| LFXP10C-4F256I | IC FPGA 9.7KLUTS 188I/O 256-BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT77V500S25BC8 | 功能描述:IC SW MEMORY 8X8 1.2BGPS 144-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT77V500S25BCG | 功能描述:IC SW MEMORY 8X8 1.2BGPS 144-BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT77V500S25BCG8 | 功能描述:IC SW MEMORY 8X8 1.2BGPS 144-BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT77V500S25PF | 功能描述:IC SW MEMORY 8X8 1.2BGPS 100TQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT77V500S25PF8 | 功能描述:IC SW MEMORY 8X8 1.2BGPS 100TQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。