- 您现在的位置：买卖IC网 > PDF目录4084 > IDT79RC32H434-300BCG (IDT, Integrated Device Technology Inc)IC MPU 32BIT CORE 300MHZ 256-BGA PDF资料下载
参数资料
| 型号： | IDT79RC32H434-300BCG |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 45/53页 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT CORE 300MHZ 256-BGA |
| 标准包装： | 90 |
| 系列： | Interprise™ |
| 处理器类型： | MIPS32 32-位 |
| 速度： | 300MHz |
| 电压： | 1.2V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-LBGA |
| 供应商设备封装： | 256-CABGA（17x17） |
| 包装： | 托盘 |
| 其它名称： | 79RC32H434-300BCG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页
5 of 53
January 19, 2006
IDT RC32434
DDRCKP
O
DDR Positive DDR clock. This signal is the positive clock of the differential
DDR clock pair.
DDRCSN
O
DDR Chip Selects. This active low signal is used to select DDR device(s) on
the DDR bus.
DDRDATA[15:0]
I/O
DDR Data Bus. 16-bit DDR data bus is used to transfer data between the
RC32434 and the DDR devices. Data is transferred on both edges of the clock.
DDRDM[1:0]
O
DDR Data Write Enables. Byte data write enables are used to enable specific
byte lanes during DDR writes.
DDRDM[0] corresponds to DDRDATA[7:0]
DDRDM[1] corresponds to DDRDATA[15:8]
DDRDQS[1:0]
I/O
DDR Data Strobes. DDR byte data strobes are used to clock data between
DDR devices and the RC32434. These strobes are inputs during DDR reads
and outputs during DDR writes.
DDRDQS[0] corresponds to DDRDATA[7:0]
DDRDQS[1] corresponds to DDRDATA[15:8]
DDRRASN
O
DDR Row Address Strobe. The DDR row address strobe is asserted during
DDR transactions.
DDRVREF
I
DDR Voltage Reference. SSTL_2 DDR voltage reference is generated by an
external source.
DDRWEN
O
DDR Write Enable. DDR write enable is asserted during DDR write transac-
tions.
PCI Bus
PCIAD[31:0]
I/O
PCI Multiplexed Address/Data Bus. Address is driven by a bus master during
initial PCIFRAMEN assertion. Data is then driven by the bus master during
writes or by the bus target during reads.
PCICBEN[3:0]
I/O
PCI Multiplexed Command/Byte Enable Bus. PCI commands are driven by
the bus master during the initial PCIFRAMEN assertion. Byte enable signals are
driven by the bus master during subsequent data phase(s).
PCICLK
I
PCI Clock. Clock used for all PCI bus transactions.
PCIDEVSELN
I/O
PCI Device Select. This signal is driven by a bus target to indicate that the tar-
get has decoded the address as one of its own address spaces.
PCIFRAMEN
I/O
PCI Frame. Driven by a bus master. Assertion indicates the beginning of a bus
transaction. Negation indicates the last data.
PCIGNTN[3:0]
I/O
PCI Bus Grant.
In PCI host mode with internal arbiter:
The assertion of these signals indicates to the agent that the internal RC32434
arbiter has granted the agent access to the PCI bus.
In PCI host mode with external arbiter:
PCIGNTN[0]: asserted by an external arbiter to indicate to the RC32434 that
access to the PCI bus has been granted.
PCIGNTN[3:1]: unused and driven high.
In PCI satellite mode:
PCIGNTN[0]: This signal is asserted by an external arbiter to indicate to the
RC32434 that access to the PCI bus has been granted.
PCIGNTN[3:1]: unused and driven high.
PCIIRDYN
I/O
PCI Initiator Ready. Driven by the bus master to indicate that the current datum
can complete.
Signal
Type
Name/Description
Table 1 Pin Description (Part 2 of 6)
相关PDF资料 |
PDF描述 |
|---|---|
| IDT79RC32H434-300BC | IC MPU 32BIT CORE 300MHZ 256-BGA |
| IDT71V65603S150BGG | IC SRAM 9MBIT 150MHZ 119BGA |
| IDT79RC32H434-266BCG | IC MPU 32BIT CORE 266MHZ 256-BGA |
| ACB92DHAD-S250 | EDGECARD PCI 184POS .050 R/A 5V |
| EMC25DTEN | CONN EDGECARD 50POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT79RC32H434-300BCGI | 功能描述:IC MPU 32BIT CORE 300MHZ 256-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE（27x27） 包装:托盘 |
| IDT79RC32H434-300BCI | 功能描述:IC MPU 32BIT CORE 300MHZ 256-BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE（27x27） 包装:托盘 |
| IDT79RC32H434-350BC | 功能描述:IC MPU 32BIT CORE 350MHZ 256-BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE（27x27） 包装:托盘 |
| IDT79RC32H434-350BCG | 功能描述:IC MPU 32BIT CORE 350MHZ 256-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE（27x27） 包装:托盘 |
| IDT79RC32H434-350BCGI | 功能描述:IC MPU 32BIT CORE 350MHZ 256-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE（27x27） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。