- 您现在的位置：买卖IC网 > PDF目录1924 > IDT79RC32T351-133DHG (IDT, Integrated Device Technology Inc)IC MPU 32BIT CORE 133MHZ 208-QFP PDF资料下载
参数资料
| 型号： | IDT79RC32T351-133DHG |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 41/42页 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT CORE 133MHZ 208-QFP |
| 产品变化通告： | Product Discontinuation 07/Dec/2009 |
| 标准包装： | 24 |
| 系列： | Interprise™ |
| 处理器类型： | RISC 32-位 |
| 速度： | 133MHz |
| 电压： | 2.5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 208-BFQFP |
| 供应商设备封装： | 208-PQFP（28x28） |
| 包装： | 托盘 |
| 其它名称： | 79RC32T351-133DHG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页
8 of 42
May 25, 2004
IDT 79RC32351
GPIOP[24]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: ATM receive PHY address, RXADDR[0].
GPIOP[25]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
1st Alternate function: ATM receive PHY address, RXADDR[1].
2nd Alternate function: Active DMA channel code, DMAP[1].
GPIOP[26]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
GPIOP[27]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: Memory and peripheral bus address, MADDR[22].
GPIOP[28]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: Memory and peripheral bus address, MADDR[23].
GPIOP[29]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: Memory and peripheral bus address, MADDR[24].
GPIOP[30]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: Memory and peripheral bus address, MADDR[25].
GPIOP[31]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
1ST Alternate function: DMA finished, DMAFIN.
2nd Alternate function: EJTAG/ICE reset, EJTAG_TRST_N.
GPIOP[32]
I/O
High Drive General Purpose I/O. This pin can be configured as an auxiliary general purpose I/O pin.
GPIOP[33]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as an auxiliary general purpose I/O pin.
GPIOP[34]
I/O
High Drive General Purpose I/O. This pin can be configured as an auxiliary general purpose I/O pin.
GPIOP[35]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as an auxiliary general purpose I/O pin.
DMA
DMAFIN
O
Low
External DMA finished. This signal is asserted low by the RC32351 when the number of bytes specified in the DMA
descriptor have been transferred to or from an external device.
Primary function: General Purpose I/O, GPIOP[31]. At reset, this pin defaults to primary function GPIOP[31].
2nd Alternate function: EJTAG_TRST_N.
DMAREQN
I
STI
External DMA Device Request. The external DMA device asserts this pin low to request DMA service.
Primary function: General purpose I/O, GPIOP[18]. At reset, this pin defaults to primary function GPIOP[18].
DMADONEN
I
STI
External DMA Device Done. The external DMA device asserts this signal low to inform the RC32351 that it is done with
the current DMA transaction.
Primary function: General purpose I/O, GPIOP[19]. At reset, this pin defaults to primary function GPIOP[19].
USB
USBCLKP
I
STI
USB Clock. 48 MHz clock input used as time base for the USB interface.
USBDN
I/O
USB
USB D- Data Line. This is the negative differential USB data signal.
USBDP
I/O
USB
USB D+ Data Line. This is the positive differential USB data signal.
USBSOF
O
Low Drive USB start of frame.
Primary function: General Purpose I/O, GPIOP[20]. At reset, this pin defaults to primary function GPIOP[20].
Ethernet
MIICOLP
I
STI
MII Collision Detected. This signal is asserted by the ethernet PHY when a collision is detected.
MIICRSP
I
STI
MII Carrier Sense. This signal is asserted by the ethernet PHY when either the transmit or receive medium is not idle.
MIIMDCP
O
Low Drive MII Management Data Clock. This signal is used as a timing reference for transmission of data on the management inter-
face.
Name
Type I/O Type
Description
Table 1 Pin Descriptions (Part 4 of 7)
相关PDF资料 |
PDF描述 |
|---|---|
| IDT79RC32V332-150DHG | IC PROC 32BIT CPU 150MHZ 208-QFP |
| IDT79RC32V333-150DHG | IC PROC 32BIT CPU 150MHZ 208-QFP |
| IDT79RC64T575-250DP | IC MPU 64BIT EMB 250MHZ 208-QFP |
| IDT79RC64V475-200DP | IC MPU 64BIT EMB 200MHZ 208-QFP |
| IDT82P20416DBFG | IC LIU T1/E1/J1 16CH SH 484BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT79RC32T355-100DHGI | 制造商:Integrated Device Technology Inc 功能描述:IC MPU 32BIT CORE 100MHZ 208-QFP |
| IDT79RC32T355-133DH | 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| IDT79RC32T355-133DHG | 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| IDT79RC32T355133DHGI | 制造商:IDT 功能描述:Pb Free |
| IDT79RC32T355-133DHGI | 制造商:Integrated Device Technology Inc 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP |
发布紧急采购，3分钟左右您将得到回复。