- 您现在的位置：买卖IC网 > PDF目录9973 > IDT82V2041EPP8 (IDT, Integrated Device Technology Inc)IC LIU T1/J1/E1 1CH 44-TQFP PDF资料下载
参数资料
| 型号： | IDT82V2041EPP8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 18/75页 |
| 文件大小： | 0K |
| 描述： | IC LIU T1/J1/E1 1CH 44-TQFP |
| 标准包装： | 1,250 |
| 类型： | 线路接口装置（LIU） |
| 规程： | E1 |
| 电源电压： | 3.13 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 带卷 (TR) |
| 其它名称： | 82V2041EPP8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页
IDT82V2041E
SINGLE CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
Functional Description
25
December 9, 2005
3.5.2
JITTER ATTENUATOR PERFORMANCE
The performance of the Jitter Attenuator in the IDT82V2041E meets the
ITU-T I.431, G.703, G.736-739, G.823, G.824, ETSI 300011, ETSI TBR12/
13, AT&T TR62411 specifications. Details of the Jitter Attenuator perfor-
mance is shown in Table-59 Jitter Tolerance and Table-60 Jitter Attenuator
3.6
LOS AND AIS DETECTION
3.6.1
LOS DETECTION
The Loss of Signal Detector monitors the amplitude of the incoming sig-
nal level and pulse density of the received signal on RTIP and RRING.
LOS declare (LOS=1)
A LOS is detected when the incoming signal has “no transitions”, i.e.,
when the signal level is less than Q dB below nominal for N consecutive
pulse intervals. Here N is defined by LAC bit (MAINT0, 0DH). LOS will be
declared by pulling LOS pin to high (LOS=1) and LOS interrupt will be gen-
erated if it is not masked.
NotethatLOSindicationisnotsupportedifthedeviceisoperatedinLine
Monitor Mode. Refer to 3.4.2 Line Monitor.
LOS clear (LOS=0)
The LOS is cleared when the incoming signal has “transitions”, i.e.,
when the signal level is greater than P dB below nominal and has an aver-
age pulse density of at least 12.5% for M consecutive pulse intervals, start-
ing with the receipt of a pulse. Here M is defined by LAC bit (MAINT0, 0DH).
LOS status is cleared by pulling LOS pin to low.
Figure-12 LOS Declare and Clear
LOS detect level threshold
With the Adaptive Equalizer off, the amplitude threshold Q is fixed on
800 mVpp, while P=Q+200 mVpp (200 mVpp is the LOS level detect hys-
teresis).
With the Adaptive Equalizer on, the value of Q can be selected by
LOS[4:0] bit (RCF1, 0BH), while P=Q+4 dB (4 dB is the LOS level detect
hysteresis). Refer to Table-26 TCF1: Transmitter Configuration Register 1
for LOS[4:0] bit values available.
When the chip is configured by hardware, the Adaptive Equalizer can
not be enabled and Programmable LOS levels are not available (pin 29 has
to be set to ‘0’).
Criteria for declare and clear of a LOS detect
The detection supports ANSI T1.231 and I.431 for T1/J1 mode and
G.775 and ETSI 300233/I.431 for E1 mode. The criteria can be selected
by LAC bit (MAINT0, 0DH) and T1E1 bit (GCF, 02H).
both with and without the Adaptive Equalizer enabled.
All Ones output during LOS
On the system side, the RDP/RDN will reflect the input pulse “transition”
at the RTIP/RRING side and output recovered clock (but the quality of the
output clock can not be guaranteed when the input level is lower than the
maximum receive sensitivity) when AISE bit (MAINT0, 0DH) is 0; or output
All Ones as AIS when AISE bit (MAINT0, 0DH) is 1. In this case, RCLK out-
put is replaced by MCLK.
Onthelineside,theTTIP/TRINGwilloutputAllOnesasAISwhenATAO
bit (MAINT0, 0DH) is 1. The All Ones pattern uses MCLK as the reference
clock.
LOS indicator is always active for all kinds of loopback modes.
Table-12 Criteria of Starting Speed Adjustment
FIFO Depth
Criteria for Adjusting Data Outgoing Speed
32 Bits
2 bits close to its full or emptiness
64 Bits
3 bits close to its full or emptiness
128 Bits
4 bits close to its full or emptiness
signal level<Q
(observing windows= N)
(observing windows= M)
signal level>P
density=OK
LOS=1
LOS=0
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B5B-IV-F1 | CONVERTER MOD DC/DC 95V 150W |
| VE-26W-IX-B1 | CONVERTER MOD DC/DC 5.5V 75W |
| MS3100E28-10S | CONN RCPT 7POS WALL MNT W/SCKT |
| IDT72605L25PF | IC FIFO BI SYNC 256X18 64-TQFP |
| MS3100E22-20P | CONN RCPT 9POS WALL MNT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT82V2041EPPG | 功能描述:IC LIU T1/J1/E1 1CH 44-TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| IDT82V2041EPPG8 | 功能描述:IC LIU T1/J1/E1 1CH 44-TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| IDT82V2042EPF | 功能描述:IC LIU T1/J1/E1 2CH SHORT 80TQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| IDT82V2042EPF8 | 功能描述:IC LIU T1/J1/E1 2CH SHORT 80TQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| IDT82V2042EPFG | 功能描述:IC LIU T1/J1/E1 2CH SHORT 80TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。