参数资料
| 型号： | IP1203TR |
| 厂商： | International Rectifier |
| 文件页数： | 19/23页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 15A 24LGA |
| 产品变化通告： | (EP) Parts Discontinuation 25/May/2012 |
| 标准包装： | 1,000 |
| 系列： | iPOWIR™ |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 0.8 V ~ 8 V |
| 输入电压： | 5.5 V ~ 13.2 V |
| 频率 - 开关： | 200kHz ~ 400kHz |
| 电流 - 输出： | 15A |
| 同步整流器： | 是 |
| 工作温度： | -10°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-LGA |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | LGA（9x9） |
| 配用： | IRDCIP1203-A-ND - IP1203 REFERENCE DESIGN KIT |
iP1203
Layout Guidelines
For stable and noise free operation of the whole
power system, it is recommended that the design-
ers use the following guidelines:
1. Follow the layout scheme presented in Fig. 23.
Make sure that the output inductor L is placed as
close to iP1203 as possible to prevent noise propa-
gation that can be caused by switching of power at
the switching node Vsw, to sensitive circuits.
2. Provide a mid-layer solid ground plane with con-
nections to the top layer through vias. The PGND
pads of iP1203 also need to be connected to the
same ground plane through vias.
3. To increase power supply noise immunity, place
input and output capacitors close to one another,
as shown in the layout diagram. This will provide
short high current paths that are essential at the
ground terminals.
4. Although there is a certain degree of V IN bypass-
ing inside the iP1203, the external input decoupling
capacitors should be as close to the device as pos-
sible.
5. The feedback track from the output V OUT to FB
should be routed as far away from noise generating
traces as possible.
6. The compensation components and the Vref by-
pass capacitor should be placed as close as pos-
sible to their corresponding iP1203 pins, away from
noise generating traces.
7. Refer to IR application note AN-1029 (Optimizing
a PCB Layout for an iPOWIR Technology Design) to
determine what size vias and copper weight and
thickness to use when designing the PCB.
8. Place the overcurrent threshold setting resistors
R OCSET close to the iP1203 block at the correspond-
ing connection node.
www.irf.com
Fig. 23: iP1203 Suggested Layout
19
相关PDF资料 |
PDF描述 |
|---|---|
| IP1206TRPBF | IC REG BUCK SYNC ADJ 30A/15A LGA |
| IP1827PBF | IC REG BUCK SYNC ADJ 25A LGA |
| IP1837PBF | IC REG BUCK SYNC ADJ 35A LGA |
| IP2001TRPBF | IC REG BUCK SYNC ADJ 20A 144BGA |
| IP2001TR | IC REG BUCK SYNC ADJ 20A 144BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP1203TRPBF | 功能描述:开关变换器、稳压器与控制器 1 OUTPUT FULL FCTN SYNC BUCK PWR BLOCK RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IP1205S | 制造商:XP Power 功能描述:DC/DC CONVERTER 3W 4:1 I/P5V O/P 制造商:XP Power 功能描述:DC/DC CONVERTER 5V / -5V 3W 制造商:XP Power 功能描述:DC/DC CONVERTER, 3W, 4:1 I/P5V O/P 制造商:XP Power 功能描述:DC-DC CONV, ISO POL, 2 O/P, 3W, 5V, -5V; DC / DC Converter Type:Isolated POL; DC / DC Converter Output Type:Fixed; Input Voltage DC Min:4.5V; Input Voltage DC Max:18V; No. of Outputs:2; Output Voltage Nom.:5V, -5V; Depth:21.85mm ;RoHS Compliant: Yes |
| IP1205SA | 制造商:XP Power 功能描述:DC/DC CONVERTER 3W 4:1 I/P5V O/P 制造商:XP Power 功能描述:DC/DC CONVERTER 5V 3W 制造商:XP Power 功能描述:DC/DC CONVERTER, 3W, 4:1 I/P5V O/P 制造商:XP Power 功能描述:DC-DC CONV, ISO POL, 1 O/P, 3W, 600mA, 5V; DC / DC Converter Type:Isolated POL; DC / DC Converter Output Type:Fixed; Input Voltage DC Min:4.5V; Input Voltage DC Max:18V; No. of Outputs:1; Output Voltage Nom.:5V; Output Power Max:3W ;RoHS Compliant: Yes |
| IP1206PBF | 功能描述:开关变换器、稳压器与控制器 Multiphase LGA PWR 7.5V to 14.5V 600kHz RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IP1206TRPBF | 功能描述:开关变换器、稳压器与控制器 Multiphase LGA PWR 7.5V to 14.5V 600kHz RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。