参数资料
| 型号： | IP80C88-2 |
| 厂商： | Intersil |
| 文件页数： | 35/38页 |
| 文件大小： | 0K |
| 描述： | IC CPU 8/16BIT 5V 8MHZ 40-DIP |
| 标准包装： | 99 |
| 处理器类型： | 80C88 8/16-位 |
| 速度： | 8MHz |
| 电压： | 4.75 V ~ 5.25 V |
| 安装类型： | 通孔 |
| 封装/外壳： | 40-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 40-DIP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页
6
FN2949.4
February 22, 2008
Pin Description (Continued)
The following pin function descriptions are for 80C88 system in maximum mode (i.e., MN/MX = GND). Only the pin functions which
are unique to the maximum mode are described; all other pin functions are as described above.
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
MAXIMUM MODE SYSTEM (i.e., MN/MX = GND).
S0
S1
S2
26
27
28
O
STATUS: is active during clock high of T4, T1 and T2,
and is returned to the passive state (1, 1, 1) during T3 or
during Tw when READY is HIGH. This status is used by
the 82C88 bus controller to generate all memory and I/O
access control signals. Any change by S2, S1 or S0
during T4 is used to indicate the beginning of a bus
cycle, and the return to the passive state in T3 or Tw is
used to indicate the end of a bus cycle.
These signals are held at a high impedance logic one
state during “grant sequence”.
RQ/GT0,
RQ/GT1
31
30
I/O
REQUEST/GRANT: pins are used by other local bus masters to force the processor to release the local
bus at the end of the processor’s current bus cycle. Each pin is bidirectional with RQ/GT0 having higher
priority than RQ/GT1. RQ/GT has internal bus-hold high circuitry and, if unused, may be left unconnected.
The request/grant sequence is as follows (see RQ/GT Timing Sequence):
1. A pulse of one CLK wide from another local bus master indicates a local bus request (“hold”) to the
80C88 (pulse 1).
2. During a T4 or T1 clock cycle, a pulse one clock wide from the 80C88 to the requesting master (pulse
2), indicates that the 80C88 has allowed the local bus to float and that it will enter the “grant sequence”
state at the next CLK. The CPUs bus interface unit is disconnected logically from the local bus during
“grant sequence”.
3. A pulse one CLK wide from the requesting master indicates to the 80C88 (pulse 3) that the “hold”
request is about to end and that the 80C88 can reclaim the local bus at the next CLK. The CPU then
enters T4 (or T1 if no bus cycles pending).
Each master-master exchange of the local bus is a sequence of three pulses. There must be one idle CLK
cycle after bus exchange. Pulses are active LOW.
If the request is made while the CPU is performing a memory cycle, it will release the local bus during T4
of the cycle when all the following conjugations are met:
1. Request occurs on or before T2.
2. Current cycle is not the low bit of a word.
3. Current cycle is not the first acknowledge of an interrupt acknowledge sequence.
4. A locked instruction is not currently executing.
If the local bus is idle when the request is made the two possible events will follow:
1. Local bus will be released during the next clock.
2. A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply
with condition number 1 already satisfied.
LOCK
29
O
LOCK: indicates that other system bus masters are not to gain control of the system bus while LOCK is
active (LOW). The LOCK signal is activated by the “LOCK” prefix instruction and remains active until the
completion of the next instruction. This signal is active LOW, and is held at a high impedance logic one
state during “grant sequence”. In Max Mode, LOCK is automatically generated during T2 of the first INTA
cycle and removed during T2 of the second INTA cycle.
S2
S1
S0
CHARACTERISTICS
0
Interrupt Acknowledge
00
1
Read I/O Port
01
0
Write I/O Port
01
1
Halt
10
0
Code Access
10
1
Read Memory
1
0
Write Memory
1
11
Passive
80C88
相关PDF资料 |
PDF描述 |
|---|---|
| IS80C286-20 | IC CPU 16BIT 5V 20MHZ 68-PLCC |
| ISL1532IRZ | IC LINE DRIVER DUAL 24-QFN |
| ISL1536IRZ | IC LINE DRVR DUAL ADSL2+ 16-QFN |
| ISL1539AIRZ | IC VDSL2 LINE DVR AMP 24QFN |
| ISL1539IVEZ | IC VDSL2 LINE DVR AMP 24HTTSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP80C88-2/+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Microprocessor |
| IP80C88-2S2064 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| IP80C88S2064 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| IP8101-032 | 制造商:SMC Corporation of America 功能描述:POSITIONER |
| IP8101-032-DH | 制造商:SMC Corporation of America 功能描述:Positioner, IP8000/8100 |
发布紧急采购，3分钟左右您将得到回复。