参数资料
| 型号： | IPR-CSC |
| 厂商： | Altera |
| 文件页数： | 30/34页 |
| 文件大小： | 0K |
| 描述： | IP COLOR SPACE CONVERTER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 色域转换器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页
Parameters
1
For the CSC and other MegaCore functions, the untethered
timeout is one hour, and the tethered timeout value is indefinite.
The output signals X_OUT , Y_OUT , and Z_OUT go low when the
evaluation time for the CSC MegaCore function expires.
f
Parameters
For more information on OpenCore Plus hardware evaluation, see
Evaluation of Megafunctions .
You configure the CSC MegaCore function with IP Toolbench (see “CSC
3–3 list the parameters relevant to each page in the wizard.
Table 3–1. Parameters on the First Page of the Wizard
Parameter
Width of the input data
Core latency (pipeline level)
Hardware Implementation
Input data signed or unsigned?
Value (default)
2 to 32 (8)
0 to 9 (2)
Auto (default)
Distributed Arithmetic in LUTs
Multipliers using LUTs
Multipliers using DSP blocks
Signed (default) or unsigned
Description
Defines the width of the input bus
carrying the color data.
Affects the time required to process
the color data. A higher number
yields a faster but larger
architecture.
Determines the hardware
implementation used for the CSC.
May be the default implementation
for the targeted device family, or a
specific style as specified. For
details, refer to AN 306: Techniques
for Implementing Multipliers in
Stratix ? , Stratix GX & Cyclone ?
Devices .
Identifies whether the input data is
signed or unsigned.
3–2 MegaCore Version 2.3.0
Color Space Converter MegaCore Function User Guide
Altera Corporation
October 2005
相关PDF资料 |
PDF描述 |
|---|---|
| IPR-ED8B10B | IP 8B10B ENCODER/DECODER RENEW |
| IPS-VIDEO | IP VIDEO/IMAGE PROCESSING SUITE |
| IRAC1150-300W | DEMO BOARD FOR IR1150S |
| IRAC1150-D2 | BOARD CONTROL FOR IR1150S |
| IRAC5001-HS100A | KIT EVAL ORING DEMO BOARD/IR5001 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-DDR2/UNI | 功能描述:开发软件 DDR2 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-DDR3/UNI | 功能描述:开发软件 DDR3 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-DP-v1.1a | 功能描述:开发软件 DisplayPort v1.1a MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-DXAUIPCS | 功能描述:开发软件 10G Ethernet Phy MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-ED8B10B | 功能描述:开发软件 8b10b Encoder/Decode MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。