参数资料
| 型号： | IPR-ED8B10B |
| 厂商： | Altera |
| 文件页数： | 6/11页 |
| 文件大小： | 0K |
| 描述： | IP 8B10B ENCODER/DECODER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 编码器/解码器，8b/10b 用于千兆位以太网和光纤通道 |
| 许可证： | 续用许可证 |
8b10b Encoder/Decoder MegaCore Function (ED8B10B) Data Sheet
Encoding Latency
The encoder is pipelined, thus it takes three clock cycles for a character to
be encoded. The encoded value—corresponding to the values of datain
and kin sampled by the encoder on rising edge n —is output shortly after
rising edge n+2 , and is available to be sampled on the rising edge of clock
cycle n+3 . (See Figure 4 on page 7 ).
To enable cascaded encoding, the data paths fed by the rdforce and
rdin inputs are not pipelined. Since rdforce and rdin are normally
only used in cascaded configurations, this should not be a problem.
In cases where the rdforce and rdin inputs are to be used in non-
cascaded configurations, they should be delayed two clock cycles with
respect to their corresponding datain and kin values. This can be
achieved by inserting two registers in series with each of the inputs to be
delayed, the following example Verilog code shows how to implement the
required delay registers.
Example: Adding delay to rdforce and rdin for non-cascaded
applications:
// The _pre2 registers are set at the same time as datain and kin.
reg rdforce_pre2;
reg rdin_pre2;
// The _pre1 registers provide an extra clock tick of delay
reg rdforce_pre1;
reg rdin_pre1;
always @ (posedge clk) begin
rdforce <= rdforce_pre1;
rdforce_pre1 <= rdforce_pre2;
rdin <= rdin_pre1;
rdin_pre1 <= rdin_pre2;
end
6
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IPS-VIDEO | IP VIDEO/IMAGE PROCESSING SUITE |
| IRAC1150-300W | DEMO BOARD FOR IR1150S |
| IRAC1150-D2 | BOARD CONTROL FOR IR1150S |
| IRAC5001-HS100A | KIT EVAL ORING DEMO BOARD/IR5001 |
| IRADK10 | KIT DESIGN 3-PH 115-230ACV MOTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-FFT | 功能描述:开发软件 FFT/IFFT MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-FIR | 功能描述:开发软件 FIR Compiler MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPRI2CCMFP001 | 制造商:System Level Solutions (SLS) 功能描述:IP CORE, FPGA, I2C CNTLR, FOR CYCLONE, STRATIX, Software Application:IP CORE, In |
| IPR-ILKN/100G | 功能描述:开发软件 Interlaken - 100G MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。