- 您现在的位置：买卖IC网 > PDF目录79605 > IQ80C154-12R (ATMEL CORP) 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44 PDF资料下载
参数资料
| 型号： | IQ80C154-12R |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44 |
| 封装： | CERAMIC, QFP-44 |
| 文件页数： | 101/109页 |
| 文件大小： | 10824K |
| 代理商： | IQ80C154-12R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页当前第101页第102页第103页第104页第105页第106页第107页第108页第109页
77
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
Most register and bit references in this section are written in general form. A lower case “n” replaces the Timer/Counter
number, and a lower case “x” replaces the Output Compare unit channel. However, when using the register or bit defines
in a program, the precise form must be used, i.e., TCNT1 for accessing Timer/Counter1 counter value and so on.
12.2.1 Registers
The Timer/Counter (TCNT1), Output Compare Registers (OCR1A/B), and Input Capture Register (ICR1) are all 16-bit
registers. Special procedures must be followed when accessing the 16-bit registers. These procedures are described in
section “Accessing 16-bit Registers” on page 93. The Timer/Counter Control Registers (TCCR1A/B) are 8-bit registers
and have no CPU access restrictions. Interrupt requests (abbreviated to Int.Req. in the figure) signals are all visible in the
Timer Interrupt Flag Register (TIFR). All interrupts are individually masked with the Timer Interrupt Mask Register
(TIMSK). TIFR and TIMSK are not shown in the figure.
The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source on the T1 pin. The Clock
Select logic block controls which clock source and edge the Timer/Counter uses to increment (or decrement) its value.
The Timer/Counter is inactive when no clock source is selected. The output from the Clock Select logic is referred to as
the timer clock (clkT1).
The double buffered Output Compare Registers (OCR1A/B) are compared with the Timer/Counter value at all time. The
result of the compare can be used by the Waveform Generator to generate a PWM or variable frequency output on the
Output Compare pin (OC1A/B). See “Output Compare Units” on page 80. The compare match event will also set the
Compare Match Flag (OCF1A/B) which can be used to generate an Output Compare interrupt request.
The Input Capture Register can capture the Timer/Counter value at a given external (edge triggered) event on either the
Input Capture pin (ICP1) or on the Analog Comparator pins (See “Analog Comparator” on page 105). The Input Capture
unit includes a digital filtering unit (Noise Canceler) for reducing the chance of capturing noise spikes.
The TOP value, or maximum Timer/Counter value, can in some modes of operation be defined by either the OCR1A
Register, the ICR1 Register, or by a set of fixed values. When using OCR1A as TOP value in a PWM mode, the OCR1A
Register can not be used for generating a PWM output. However, the TOP value will in this case be double buffered
allowing the TOP value to be changed in run time. If a fixed TOP value is required, the ICR1 Register can be used as an
alternative, freeing the OCR1A to be used as PWM output.
12.2.2 Definitions
The following definitions are used extensively throughout the section:
Table 12-1. Definitions
12.3
Timer/Counter Clock Sources
The Timer/Counter can be clocked by an internal or an external clock source. The clock source is selected by the Clock
Select logic which is controlled by the Clock Select (CS1[2:0]) bits located in the Timer/Counter control Register B
(TCCR1B). For details on clock sources and prescaler, see “Timer/Counter Prescaler” on page 103.
Constant
Description
BOTTOM
The counter reaches BOTTOM when it becomes 0x00
MAX
The counter reaches its MAXimum when it becomes 0xFF (decimal 255)
TOP
The counter reaches TOP when it becomes equal to the highest value in the count sequence. The TOP
value can be assigned to be the fixed value 0xFF (MAX), the value stored in the OCR
1A register, or the
value stored in the ICR1 register. The assignment depends on the mode of operation
相关PDF资料 |
PDF描述 |
|---|---|
| IF183C154XXX-12R | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44 |
| IT83C154DCXXX-12R | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44 |
| IF183C154CXXX-L16 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| IQ83C154CXXX-16 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44 |
| IF283C154DTXXX-L16D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IQ80C154-16 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| IQ80C154-20 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| IQ80C154-25 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| IQ80C154-30 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| IQ80C154-36 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。