- 您现在的位置：买卖IC网 > PDF目录1808 > IR3094MPBF (International Rectifier)IC REG CTRLR BUCK PWM VM 48MLPQ PDF资料下载
参数资料
| 型号： | IR3094MPBF |
| 厂商： | International Rectifier |
| 文件页数： | 14/29页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 48MLPQ |
| 标准包装： | 200 |
| PWM 型： | 电压模式 |
| 输出数： | 3 |
| 频率 - 最大： | 540kHz |
| 占空比： | 100% |
| 电源电压： | 8 V ~ 16 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 150°C |
| 封装/外壳： | 48-MLPQ |
| 包装： | 剪切带 (CT) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
operating range. An 80k ? UHVLVWRU LV FRQQHFWHG DFURVV WKH *$7(; DQG 3*1'; SLQV WR SUHYHQW WKH *$7(; YROWDJH
IR3094PBF
Power-up in Non-Synchronous Mode
The SYNC LATCH is set by either a UVLO or a Low Enable fault at the beginning of the power-up cycle, keeping all
three low side gate drivers low. The SYNC LATCH is then reset once the FB pin exceeds 78% of VREF to release
the low side gate drive control to the Error-Amp. SCOMP preconditioning is also released at this time. Non-
Synchronous startup helps preventing negative inductor current until current sharing is stabilized.
VCC Under Voltage Lockout (UVLO)
The VCC UVLO function monitors the IR3094 ’s VCC supply pin and ensures enough voltage is available to power
the internal circuitry. During power-up the fault latch is reset when VCC exceeds 7.5V and all other faults are
cleared. The fault latch is set when VCC drops below 7.0V and SS/DEL is below 3.75V.
5VUVL Under Voltage Lockout (5VUVL)
The 5VUVL function is provided for converters using a separate voltage supply other than VCC for gate driver bias.
The 5VUVL comparator prevents operation by discharging SS/DEL below 3.75V to force EAOUT low. The 5VUVL
comparator has an OK threshold of 4.36V ensuring adequate gate drive voltage is present and a fault threshold of
4.17V.
Power Good Output
The PWRGD pin is an open-collector output and should be pulled up to a voltage source through a resistor. During
soft start, the PWRGD remains low until the output voltage is in regulation and SS/DEL is above 3.75V. The
PWRGD pin becomes low if the fault latch is set. A high level at the PWRGD pin indicates that the converter is in
operation and has no fault, but does not ensure the output voltage is within the specification. Output voltage
regulation within the design limits can logically be assured however, assuming no component failure in the system.
Tri-State Gate Drivers
The GATELX drivers can pull down up to 3.5A peak current and source up to 1.5A. The GATEHX drivers can
source and sink up to 1.5A peak current. An adaptive non-overlap circuit monitors the voltage on the GATEHX and
GATELX pins to prevent MOSFET shoot-through current while minimizing body diode conduction.
The Error Amplifier output of the Control IC drives low in response to any fault condition such as VCC input under
voltage or output overload. The 0% duty cycle comparator detects this and drives both gate outputs low. This tri-
state operation prevents negative inductor current and negative output voltage during power-down.
The Gate Drivers revert to a high impedance “off” state at VCCLX and VCCHX supply voltages below the normal
from rising due to leakage or other cause under these conditions.
Over Voltage Protection (OVP)
The output Over-Voltage Protection comparator monitors the output voltage through the OVPSNS pin, the positive
remote sense point. If OVPSNS exceeds VREF plus 150mV, the OVP LATCH will be set. This will set the fault
latch immediately pulling the Error Amplifier’s output low, reset the PWM latch to fully turn-off the high side
MOSFETs and turn-on the low side MOSFETs within approximately 350ns. The low side MOSFETs will remain ON
until the OVP LATCH is reset by recycling VCC. OVPSNS exceeding VREF by 150mV also activates 75uA sources
on the OVP pin. The lower MOSFETs alone can not clamp the output voltage however an SCR or MOSFET could
be triggered with the OVP pin to prevent processor damage.
If powering up with a high side MOSFET short, the OVP flag is activated and the OVP LATCH is set with as little
VCC supply voltage as possible. The OVPSNS pin is compared against both VCC and 5VUVL for OVP conditions
at power-up. VCC is monitored for conversion off 12V, 5VUVL is monitored for conversion off 5V. The OVP pin
flags a voltage greater than 0.48V with supply voltages as low as 1.0V. This headroom voltage varies inversely with
temperature. An external comparator can be used to disable the silver box, activate a crowbar, or supply source.
Page 14 of 29
09/26/05
相关PDF资料 |
PDF描述 |
|---|---|
| IR3220S | IC H-BRIDGE 45V 6A 20SOIC |
| IR3310STRR | IC SWITCH HI-SIDE 1CH D2-PAK-5 |
| IR3311STRR | IC SWITCH HI SIDE D2PAK |
| IR3312STRR | IC SWITCH HI-SIDE 4TERM D2-PAK-5 |
| IR3313STRLPBF | IC SW PROGR CURR SENS D2PAK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IR3094MTRPBF | 功能描述:开关变换器、稳压器与控制器 XPHASE VRD10 CTRL IC CTRL IC 200 to 700mV RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IR3094PBF | 制造商:IRF 制造商全称:International Rectifier 功能描述:3 PHASE PWM CONTROLLER FOR POINT OF LOAD |
| IR30BQ060TR | 制造商:International Rectifier 功能描述: |
| IR3101 | 功能描述:马达/运动/点火控制器和驱动器 Half-Bridge FredFET iMotion 1.6A 500V RoHS:否 制造商:STMicroelectronics 产品:Stepper Motor Controllers / Drivers 类型:2 Phase Stepper Motor Driver 工作电源电压:8 V to 45 V 电源电流:0.5 mA 工作温度:- 25 C to + 125 C 安装风格:SMD/SMT 封装 / 箱体:HTSSOP-28 封装:Tube |
| IR3101-EL | 制造商:International Rectifier 功能描述: |
发布紧急采购，3分钟左右您将得到回复。