- 您现在的位置：买卖IC网 > PDF目录176103 > ISD4003-08MEI (WINBOND ELECTRONICS CORP) 480 SEC, SPEECH SYNTHESIZER WITH RCDG, PDSO28 PDF资料下载
参数资料
| 型号： | ISD4003-08MEI |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | 音频合成 |
| 英文描述： | 480 SEC, SPEECH SYNTHESIZER WITH RCDG, PDSO28 |
| 封装： | 8 X 13.40 MM, PLASTIC, TSOP1-28 |
| 文件页数： | 32/37页 |
| 文件大小： | 392K |
| 代理商： | ISD4003-08MEI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页
38
ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P [DATASHEET]
8285E–AVR–02/2013
When the BOD has been disabled, the wake-up time from sleep mode will be approximately 60 s to ensure that
the BOD is working correctly before the MCU continues executing code. BOD disable is controlled by bit 6, BODS
(BOD Sleep) in the control register MCUCR, see ”MCUCR – MCU Control Register” on page 56. Writing this bit to
one turns off the BOD in relevant sleep modes, while a zero in this bit keeps BOD active. Default setting keeps
BOD active, that is, BODS set to zero.
Writing to the BODS bit is controlled by a timed sequence and an enable bit, see ”MCUCR – MCU Control Regis-
Note:
1. BOD disable only available in the Atmel ATmega165PA/325PA/3250PA/645P/6450P picoPower devices.
10.4
Idle mode
When the SM2:0 bits are written to 000, the SLEEP instruction makes the MCU enter Idle mode, stopping the CPU
but allowing the SPI, USART, Analog Comparator, ADC, USI, Timer/Counters, Watchdog, and the interrupt system
to continue operating. This sleep mode basically halts clk
CPU and clkFLASH, while allowing the other clocks to run.
Idle mode enables the MCU to wake up from external triggered interrupts as well as internal ones like the Timer
Overflow and USART Transmit Complete interrupts. If wake-up from the Analog Comparator interrupt is not
required, the Analog Comparator can be powered down by setting the ACD bit in the Analog Comparator Control
and Status Register – ACSR. This will reduce power consumption in Idle mode. If the ADC is enabled, a conver-
sion starts automatically when this mode is entered.
10.5
ADC Noise Reduction mode
When the SM2:0 bits are written to 001, the SLEEP instruction makes the MCU enter ADC Noise Reduction mode,
stopping the CPU but allowing the ADC, the external interrupts, the USI start condition detection, Timer/Counter2,
and the Watchdog to continue operating (if enabled). This sleep mode basically halts clk
I/O, clkCPU, and clkFLASH,
while allowing the other clocks to run.
This improves the noise environment for the ADC, enabling higher resolution measurements. If the ADC is
enabled, a conversion starts automatically when this mode is entered. Apart form the ADC Conversion Complete
interrupt, only an External Reset, a Watchdog Reset, a Brown-out Reset, USI start condition interrupt, a
Timer/Counter2 interrupt, an SPM/EEPROM ready interrupt, an external level interrupt on INT0 or a pin change
interrupt can wake up the MCU from ADC Noise Reduction mode.
10.6
Power-down mode
When the SM2:0 bits are written to 010, the SLEEP instruction makes the MCU enter Power-down mode. In this
mode, the external Oscillator is stopped, while the external interrupts, the USI start condition detection, and the
Watchdog continue operating (if enabled). Only an External Reset, a Watchdog Reset, a Brown-out Reset, USI
start condition interrupt, an external level interrupt on INT0, or a pin change interrupt can wake up the MCU. This
sleep mode basically halts all generated clocks, allowing operation of asynchronous modules only.
Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held
for some time to wake up the MCU. Refer to ”External interrupts” on page 57 for details.
When waking up from Power-down mode, there is a delay from the wake-up condition occurs until the wake-up
becomes effective. This allows the clock to restart and become stable after having been stopped. The wake-up
period is defined by the same CKSEL Fuses that define the Reset Time-out period, as described in ”Clock
10.7
Power-save mode
When the SM2:0 bits are written to 011, the SLEEP instruction makes the MCU enter Power-save mode. This
mode is identical to Power-down, with one exception:
If Timer/Counter2 is enabled, it will keep running during sleep. The device can wake up from either Timer Overflow
or Output Compare event from Timer/Counter2 if the corresponding Timer/Counter2 interrupt enable bits are set in
TIMSK2, and the Global Interrupt Enable bit in SREG is set.
相关PDF资料 |
PDF描述 |
|---|---|
| ISD4003-08MSI | 480 SEC, SPEECH SYNTHESIZER WITH RCDG, PDSO28 |
| ISD4003-04MZD | 240 SEC, SPEECH SYNTHESIZER WITH RCDG, PBGA19 |
| ISD4003-04MZI | 240 SEC, SPEECH SYNTHESIZER WITH RCDG, PBGA19 |
| ISD4003-05MZD | 300 SEC, SPEECH SYNTHESIZER WITH RCDG, PBGA19 |
| ISD4003-05MZI | 300 SEC, SPEECH SYNTHESIZER WITH RCDG, PBGA19 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISD4003-08MEIR | 功能描述:IC VOICE REC/PLAY 8MIN IN 28TSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD4003 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP（0.300"，7.62mm） 供应商设备封装:28-PDIP 其它名称:90-21300+000 |
| ISD4003-08MEY | 功能描述:IC VOICE REC/PLAY 8MIN 28-TSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD4003 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP（0.300"，7.62mm） 供应商设备封装:28-PDIP 其它名称:90-21300+000 |
| ISD4003-08MEYI | 功能描述:IC VOICE REC/PLAY 8MIN 28-TSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD4003 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP（0.300"，7.62mm） 供应商设备封装:28-PDIP 其它名称:90-21300+000 |
| ISD4003-08MP | 功能描述:IC VOICE REC/PLAY 8MIN 28-DIP RoHS:否 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD4003 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP（0.300"，7.62mm） 供应商设备封装:28-PDIP 其它名称:90-21300+000 |
| ISD400308MPD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single-Chip Voice Record/Playback Devices 2- to 16-Minute Durations |
发布紧急采购，3分钟左右您将得到回复。