参数资料
| 型号： | ISL12020MIRZ-T7A |
| 厂商： | Intersil |
| 文件页数： | 15/34页 |
| 文件大小： | 0K |
| 描述： | IC RTC/CALENDAR TEMP SNSR 20DFN |
| 产品培训模块： | Solutions for Industrial Control Applications |
| 标准包装： | 250 |
| 类型： | 时钟/日历 |
| 特点： | 警报器，夏令时，闰年，SRAM |
| 存储容量： | 128B |
| 时间格式： | HH:MM:SS（12/24 小时） |
| 数据格式： | YY-MM-DD-dd |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 电压 - 电源，电池： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-LFDFN 裸露焊盘 |
| 供应商设备封装： | 20-DFN（5.5x4.0） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
ISL12020M
22
FN6667.5
December 13, 2011
values).
Final Digital Trimming Register (FDTR)
This register shows the final setting of DT after temperature
correction. It is read-only; the user cannot overwrite a value to
this register. The value is accessible as a means of monitoring
the temperature compensation function. The corresponding
clock adjustment values are shown in Table 20. The FDTR setting
has both positive and negative settings to adjust for any offset in
the crystal..
ALARM Registers (10h to 15h)
The alarm register bytes are set up identical to the RTC register
bytes, except that the MSB of each byte functions as an enable
bit (enable = “1”). These enable bits specify which alarm
registers (seconds, minutes, etc.) are used to make the
comparison. Note that there is no alarm byte for year.
The alarm function works as a comparison between the alarm
registers and the RTC registers. As the RTC advances, the alarm
will be triggered once a match occurs between the alarm
registers and the RTC registers. Any one alarm register, multiple
registers, or all registers can be enabled for a match.
There are two alarm operation modes: Single Event and periodic
Interrupt Mode:
Single Event Mode is enabled by setting the bit 7 on any of the
Alarm registers (ESCA0... EDWA0) to “1”, the IM bit to “0”, and
disabling the frequency output. This mode permits a one-time
match between the Alarm registers and the RTC registers.
Once this match occurs, the ALM bit is set to “1” and the
IRQ/FOUT output will be pulled low and will remain low until
the ALM bit is reset. This can be done manually or by using the
auto-reset feature.
Interrupt Mode is enabled by setting the bit 7 on any of the
Alarm registers (ESCA0... EDWA0) to “1”, the IM bit to “1”, and
disabling the frequency output. The IRQ/FOUT output will now
be pulsed each time an alarm occurs. This means that once
the interrupt mode alarm is set, it will continue to alarm for
each occurring match of the alarm and present time. This
mode is convenient for hourly or daily hardware interrupts in
microcontroller applications such as security cameras or utility
meter reading.
To clear a single event alarm, the ALM bit in the status register
must be set to “0” with a write. Note that if the ARST bit is set to
1 (address 08h, bit 7), the ALM bit will automatically be cleared
when the status register is read.
Following are examples of both Single Event and periodic
Interrupt Mode alarms.
Example 1
Alarm set with single interrupt (IM = “0”)
A single alarm will occur on January 1 at 11:30 a.m.
Set Alarm registers as follows:
TABLE 18. FINAL ANALOG TRIMMING REGISTER
ADDR
7
6
5
4
3
2
1
0
0Eh
0
FATR5
FATR4 FATR3 FATR2 FATR1 FATR0
TABLE 19. FINAL DIGITAL TRIMMING REGISTER
ADDR
765
4
3
2
1
0
0Fh
0
FDTR4 FDTR3 FDTR2
FDTR1
FDTR0
TABLE 20. CLOCK ADJUSTMENT VALUES FOR FINAL DIGITAL
TRIMMING REGISTER
FDTR<4:0>
DECIMAL
ppm ADJUSTMENT
00000
0
00001
1
30.5
00010
2
61
00011
3
91.5
00100
4
122
00101
5
152.5
00110
6
183
00111
7
213.5
01000
8
244
01001
9
274.5
01010
10
305
10000
0
10001
-1
-30.5
10010
-2
-61
10011
-3
-91.5
10100
-4
-122
10101
-5
-152.5
10110
-6
-183
10111
-7
-213.5
11000
-8
-244
11001
-9
-274.5
11010
-10
-305
相关PDF资料 |
PDF描述 |
|---|---|
| ISL12022IBZ-T7A | IC RTC/CALENDAR TEMP SNSR 8SOIC |
| ISL12022MAIBZ | IC RTC/CALENDAR TEMP SNSR 20SOIC |
| ISL12022MIBZ-T7A | IC RTC/CALENDAR TEMP SNSR 20SOIC |
| ISL12022MIBZR5421 | IC RTC/CALENDAR TEMP SNSR 20SOIC |
| ISL12023IVZ | IC RTC/CLDR TEMP SNSR 14-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL12021 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock with On Chip Temp Compensation 【5ppm |
| ISL12021CVZ | 功能描述:IC RTC LP BATT BACK SRAM 14TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 实时时钟 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 类型:时钟/日历 特点:警报器，闰年，SRAM 存储容量:- 时间格式:HH:MM:SS（12/24 小时） 数据格式:YY-MM-DD-dd 接口:SPI 电源电压:2 V ~ 5.5 V 电压 - 电源，电池:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN EP 包装:管件 |
| ISL12021IVZ | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock with On Chip Temp Compensation 【5ppm |
| ISL12022 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock with On Chip ±5ppm Temp Compensation |
| ISL12022IBZ | 功能描述:实时时钟 REAL TIME CLK/CLNDR W/TEMP COMP 8 L RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。