- 您现在的位置：买卖IC网 > PDF目录17310 > ISL6268EVAL1Z (Intersil)EVALUATION BOARD FOR ISL6268 PDF资料下载
参数资料
| 型号： | ISL6268EVAL1Z |
| 厂商： | Intersil |
| 文件页数： | 12/14页 |
| 文件大小： | 0K |
| 描述： | EVALUATION BOARD FOR ISL6268 |
| 标准包装： | 1 |
| 系列： | Robust Ripple Regulator™ (R³) |
| 主要目的： | DC/DC，步降 |
| 输出及类型： | 1，非隔离 |
| 输出电压： | 1.2V |
| 电流 - 输出： | 5A |
| 输入电压： | 7 ~ 25 V |
| 稳压器拓扑结构： | 降压 |
| 频率 - 开关： | 300kHz |
| 板类型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | ISL6268 |
ISL6268
MOSFET Selection and Considerations
Typically, a MOSFET cannot tolerate even brief excursions
beyond their maximum drain to source voltage rating. The
MOSFETs used in the power stage of the converter should
have a maximum V DS rating that exceeds the sum of the
upper voltage tolerance of the input power source and the
voltage spike that occurs when the MOSFET switches off.
There are several power MOSFETs readily available that are
optimized for DC/DC converter applications. The preferred
high-side MOSFET emphasizes low switch charge so that
the device spends the least amount of time dissipating
power in the linear region. Unlike the low-side MOSFET
which has the drain-source voltage clamped by its body
diode during turn off, the high-side MOSFET turns off with
V IN - V OUT - V L across it. The preferred low-side MOSFET
emphasizes low r DS(on) when fully saturated to minimize
As an example, suppose the high-side MOSFET has a total
gate charge Q g of 25nC at V GS = 5V, and a ? V BOOT of
200mV. The calculated bootstrap capacitance is 0.125μF.
For a comfortable margin, select a capacitor that is double
the calculated capacitance; in this example, 0.22μF will
suffice. Use an X7R or X5R ceramic capacitor.
Layout Considerations
As a general rule, power should be on the bottom layer of
the PCB and weak analog or logic signals are on the top
layer of the PCB. The ground-plane layer should be adjacent
to the top layer to provide shielding. The ground plane layer
should have an island located under the IC, the
compensation components, and the FSET components. The
island should be connected to the rest of the ground plane
layer at one point.
P CON_LS ≈ I LOAD ? r DS ( on ) _LS ? ( 1 – D )
conduction loss.
For the low-side MOSFET, (LS), the power loss can be
assumed to be conductive only and is written as:
2
(EQ. 16)
For the high-side MOSFET, (HS), its conduction loss is
written as:
VIAS TO
GROUND
PLANE
INDUCTOR
HIGH-SIDE
MOSFETS
GND
VOUT
PHASE
NODE
VIN
OUTPUT
CAPACITORS
SCHOTTKY
DIODE
LOW-SIDE
MOSFETS
INPUT
CAPACITORS
P CON_HS = I LOAD
2
?
r DS ( on ) _HS ? D
(EQ. 17)
FIGURE 7. TYPICAL POWER COMPONENT PLACEMENT
P SW_HS = --------------------------------------------------------------------- + -----------------------------------------------------------------
For the high-side MOSFET, its switching loss is written as:
V IN ? I VALLEY ? T ON ? F SW V IN ? I PEAK ? T OFF ? F SW
2 2
(EQ. 18)
where:
- I VALLEY is the difference of the DC component of the
inductor current minus half of the inductor ripple current
- I PEAK is the sum of the DC component of the inductor
current plus half of the inductor ripple current
- T ON is the time required to drive the device into saturation
- T OFF is the time required to drive the device into cut-off
Selecting The Bootstrap Capacitor
The selection of the bootstrap capacitor is written as:
Signal Ground and Power Ground
The GND pin is the signal ground for analog and logic
signals of the IC. For a robust thermal and electrical
conduction path, connect the GND pin to the island of
ground plane under the top layer using several vias.
Connect the input capacitors, the output capacitors, and the
source of the lower MOSFETs to the power ground plane.
PGND (Pin 12)
This is the return path for the pull-down of the LG low-side
MOSFET gate driver. Ideally, PGND should be connected to
the source of the low-side MOSFET with a low-resistance,
low-inductance path.
VIN (Pin 3)
The VIN pin should be connected close to the drain of the
? V BOOT
Q g
C BOOT = ------------------------
(EQ. 19)
high-side MOSFET, using a low resistance and low
inductance path.
where:
- Q g is the total gate charge required to turn on the
high-side MOSFET
- ? V BOOT , is the maximum allowed voltage decay across
the boot capacitor each time the high-side MOSFET is
switched on
12
VCC (Pin 4)
For best performance, place the decoupling capacitor very
close to the VCC and GND pins.
PVCC (Pin 14)
For best performance, place the decoupling capacitor very
close to the PVCC and PGND pins, preferably on the same
side of the PCB as the ISL6268 IC.
FN6348.0
August 22, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| A9CCA-2203E | FLEX CABLE - AFK22A/AE22/AFK22A |
| ISL6844EVAL1Z | EVALUATION BOARD 1 ISL6844 |
| A9CCA-2202E | FLEX CABLE - AFK22A/AE22/AFK22A |
| ISL8014EVAL2Z | EVALUATION BOARD FOR ISL8014 |
| A9CCA-1806F | FLEX CABLE - AFG18A/AF18/AFG18A |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6269 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:High-Performance Notebook PWM Controller with Audio-Frequency Clamp |
| ISL6269_06 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:High-Performance Notebook PWM Controller with Bias Regulator and Audio-Frequency Clamp |
| ISL6269A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:High-Performance Notebook PWM Controller |
| ISL6269ACRZ | 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6269ACRZ-T | 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。