- 您现在的位置：买卖IC网 > PDF目录13161 > ISL6314CRZ (Intersil)IC CTRLR PWM 1PHASE BUCK 32-QFN PDF资料下载
参数资料
| 型号： | ISL6314CRZ |
| 厂商： | Intersil |
| 文件页数： | 16/32页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM 1PHASE BUCK 32-QFN |
| 产品培训模块： | Solutions for Industrial Control Applications |
| 标准包装： | 60 |
| 应用： | 控制器，Intel VR11，AMD CPU |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.38 V ~ 1.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN 裸露焊盘（5x5） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
ISL6314
The output of the error amplifier, V COMP , is compared to the
sawtooth waveform to generate the PWM signal. The PWM
signal controls the timing of the Internal MOSFET drivers
and regulates the converter output so that the voltage at FB
.
PHASE
V L (s)
L
DCR
INDUCTOR
I OUT
V OUT
is equal to the voltage at REF. This will regulate the output
voltage to be equal to Equation 4. The internal and external
circuitry that controls voltage regulation is illustrated in
Figure 4.
EXTERNAL CIRCUIT
ISL6314 INTERNAL CIRCUIT
ISEN-
R S
I
L
C OUT
R C
C C
COMP
C COMP
R COMP
ISENO
VID DAC
-
REF
C REF
2k
+
V DROOP
+ ISEN+
(OPTIONAL)
FB
-
V COMP
ISL6314
R FB
+
V OFS
-
VDIFF
ERROR AMPLIFIER
I OFS
FIGURE 5. DCR SENSING CONFIGURATION
As shown in Figure 5, a voltage, V DROOP , proportional to the
current in the channel, I OUT , feeds into the differential
remote-sense amplifier. The resulting voltage at the output of
+
V OUT
-
+
V DROOP
-
VSEN
RGND
ISEN+
ISENO
+
+
-
-
DIFFERENTIAL
REMOTE-SENSE
the remote-sense amplifier is the sum of the output voltage
and the droop voltage. Equation 5 shows that feeding this
voltage into the compensation network causes the regulator
to adjust the output voltage so that it’s equal to the reference
voltage minus the droop voltage.
The droop voltage, V DROOP , is created by sensing the
current through the output inductors. This is accomplished
by using a continuous DCR current sensing method.
? ------------- + 1 ?
? DCR ?
COMP
V ( s ) = -------------------------------------------------------------------------- ? ----------------------- ? ( I ) ? DCR (EQ. 6)
DROOP ( s ? R ? C + 1 ) R L
AMPLIFIER
FIGURE 4. OUTPUT VOLTAGE AND LOAD-LINE
REGULATION WITH OFFSET ADJUSTMENT
Load-Line (Droop) Regulation
Some microprocessor manufacturers require a
precisely-controlled output resistance. This dependence of
output voltage on load current is often termed “droop” or
“load line” regulation. By adding a well controlled output
impedance, the output voltage can effectively be level shifted
in a direction which works to achieve the load-line regulation
required by these manufacturers.
In other cases, the designer may determine that a more
cost-effective solution can be achieved by adding droop.
Droop can help to reduce the output-voltage spike that
results from fast load-current demand changes.
The magnitude of the spike is dictated by the ESR and ESL
of the output capacitors selected. By positioning the no-load
voltage level near the upper specification limit, a larger
negative spike can be sustained without crossing the lower
limit. By adding a well controlled output impedance, the
output voltage under load can effectively be level shifted
down so that a larger positive spike can be sustained without
crossing the upper specification limit.
16
Inductor windings have a characteristic distributed
resistance or DCR (Direct Current Resistance). For
simplicity, the inductor DCR is considered as a separate
lumped quantity, as shown in Figure 5. The channel current,
I L , flowing through the inductor, passes through the DCR.
Equation 5 shows the S-domain equivalent voltage, V L ,
across the inductor.
V L ( s ) = I L ? ( s ? L + DCR ) (EQ. 5)
The inductor DCR is important because the voltage dropped
across it is proportional to the channel current. By using a
simple R-C network and a current sense amplifier, as shown
in Figure 5, the voltage drop across the inductor ’s DCR can
be extracted. The output of the current sense amplifier,
V DROOP , can be shown to be proportional to the channel
current I L , shown in Equation 6.
s ? L
R
COMP COMP S
If the R-C network components are selected such that the
R-C time constant matches the inductor L/DCR time
constant, then V DROOP is equal to the voltage drop across
the DCR, multiplied by a gain. As Equation 7 shows,
V DROOP is therefore proportional to the total output current,
I OUT .
FN6455.2
October 8, 2009
相关PDF资料 |
PDF描述 |
|---|---|
| VE-BNV-EU | CONVERTER MOD DC/DC 5.8V 200W |
| GEM40DCAT-S189 | CONN EDGECARD 80POS R/A .156 SLD |
| RYM24DTAT-S189 | CONN EDGECARD 48POS R/A .156 SLD |
| RBM31DCCT-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| RBM36DCCS-S189 | CONN EDGECARD 72POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6314CRZ-T | 功能描述:IC CTRLR PWM 1PHASE BUCK 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6314CRZ-TR5453 | 制造商:Intersil Corporation 功能描述:STD. ISL6314CRZ-T W/GOLD BOND WIRE ONLY T&R - Tape and Reel |
| ISL6314CRZ-TS2568 | 制造商:Intersil Corporation 功能描述:- Tape and Reel |
| ISL6314IRZ | 功能描述:IC CTRLR PWM 1PHASE BUCK 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6314IRZ-T | 功能描述:IC CTRLR PWM 1PHASE BUCK 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。