参数资料
| 型号： | ISL6524ACB |
| 厂商： | Intersil |
| 文件页数： | 11/16页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR VRM8.5 PWM TRPL 28-SOIC |
| 标准包装： | 26 |
| 应用： | 控制器，Intel VRM8.5 |
| 输入电压： | 10.8 V ~ 13.2 V |
| 输出数： | 4 |
| 输出电压： | 多重 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | * |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | * |
| 包装： | 管件 |
component ground connections with vias to this layer.
Dedicate another solid layer as a power plane and break this
plane into smaller islands of common voltage levels. The
OSC
DRIVER
V IN
-
power plane should support the input power and output
power nodes. Use copper filled polygons on the top and
bottom circuit layers for the PHASE node, but do not
unnecessarily oversize this particular island. Since the
? V OSC
PWM
COMP
+
DRIVER
L O
PHASE
C O
V OUT
-
PHASE node is subject to very high dV/dt voltages, the stray
capacitor formed between these island and the surrounding
circuitry will tend to couple switching noise. Use the
remaining printed circuit layers for small signal wiring. The
wiring traces from the control IC to the MOSFET gate and
source should be sized to carry 2A peak currents.
V E/A
Z FB
+
ERROR
AMP
Z IN
REFERENCE
ESR
(PARASITIC)
+5V IN
L IN
DETAILED COMPENSATION COMPONENTS
Q2
R 2
+3.3V IN
V OUT2
C IN
Q3
C OUT2
+12V
C VCC
VCC GND
DRIVE2
SS24
OCSET
UGATE
PHASE
LGATE
C OCSET
R OCSET
Q1
L OUT
C OUT1
CR1
V OUT1
C 2
C 1
COMP
-
+
ISL6524A
DACOUT
Z FB
FB
C 3
Z IN
R 1
R 3
V OUT
V OUT3
C SS24,13
SS13
ISL6524A
V OUT4
FIGURE 11. VOLTAGE-MODE BUCK CONVERTER
COMPENSATION DESIGN
C OUT3
Q4
DRIVE3 DRIVE4
PGND
Q5
C OUT4
The modulator transfer function is the small-signal transfer
function of V OUT /V E/A . This function is dominated by a DC
Gain, given by V IN /V OSC , and shaped by the output filter, with
a double pole break frequency at F LC and a zero at F ESR .
+3.3V IN
KEY
Modulator Break Frequency Equations
F LC = ----------------------------------------
F ESR = -----------------------------------------
ISLAND ON POWER PLANE LAYER
ISLAND ON CIRCUIT PLANE LAYER
1
2 π × L O × C O
1
2 π × ESR × C O
VIA/THROUGH-HOLE CONNECTION TO GROUND PLANE
FIGURE 10. PRINTED CIRCUIT BOARD POWER PLANES AND
ISLANDS
PWM1 Controller Feedback Compensation
The PWM controller uses voltage-mode control for output
regulation. This section highlights the design consideration
for a voltage-mode controller requiring external
compensation.
Figure 11 highlights the voltage-mode control loop for a
synchronous-rectified buck converter. The output voltage
(V OUT ) is regulated to the Reference voltage level. The
reference voltage level is the DAC output voltage (DACOUT)
for the PWM. The error amplifier output (V E/A ) is compared with
the oscillator (OSC) triangular wave to provide a pulse-width
modulated wave with an amplitude of V IN at the PHASE node.
The PWM wave is smoothed by the output filter (L O and C O ).
11
The compensation network consists of the error amplifier
(internal to the ISL6524A) and the impedance networks Z IN
and Z FB . The goal of the compensation network is to provide a
closed loop transfer function with high 0dB crossing frequency
(f 0dB ) and adequate phase margin. Phase margin is the
difference between the closed loop phase at f 0dB and 180 o .
The equations below relate the compensation network’s poles,
zeros and gain to the components (R1, R2, R3, C1, C2, and
C3) in Figure 11. Use these guidelines for locating the poles
and zeros of the compensation network:
1. Pick Gain (R2/R1) for desired converter bandwidth
2. Place 1 ST Zero Below Filter’s Double Pole (~75% F LC )
3. Place 2 ND Zero at Filter ’s Double Pole
4. Place 1 ST Pole at the ESR Zero
5. Place 2 ND Pole at Half the Switching Frequency
6. Check Gain against Error Amplifier ’s Open-Loop Gain
7. Estimate Phase Margin - Repeat if Necessary
FN9064.1
April 8, 2005
相关PDF资料 |
PDF描述 |
|---|---|
| TC2015-3.0VCTTR | IC REG LDO 3V .1A SOT23A-5 |
| X5163V14IT1 | IC SUPERVISOR CPU 16K EE 14TSSOP |
| ISL6523CB | IC CTRLR VRM8.5 PWM DUAL 28-SOIC |
| TC2055-3.3VCTTR | IC REG LDO 3.3V .1A SOT23A-5 |
| TC2055-3.0VCTTR | IC REG LDO 3V .1A SOT23A-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6524ACB-T | 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6524ACBZ | 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6524ACBZA-T | 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6524ACBZ-T | 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6524CB | 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。