参数资料
型号: ISL6524ACB
厂商: Intersil
文件页数: 6/16页
文件大小: 0K
描述: IC CTRLR VRM8.5 PWM TRPL 28-SOIC
标准包装: 26
应用: 控制器,Intel VRM8.5
输入电压: 10.8 V ~ 13.2 V
输出数: 4
输出电压: 多重
工作温度: 0°C ~ 70°C
安装类型: *
封装/外壳: 28-SOIC(0.295",7.50mm 宽)
供应商设备封装: *
包装: 管件
Functional Pin Descriptions
VCC (Pin 28)
Provide a 12V bias supply for the IC to this pin. This pin also
provides the gate bias charge for all the MOSFETs
controlled by the IC. The voltage at this pin is monitored for
Power-On Reset (POR) purposes.
GND (Pin 17)
Signal ground for the IC. All voltage levels are measured
with respect to this pin.
PGND (Pin 24)
This is the power ground connection. Tie the synchronous
PWM converter ’s lower MOSFET source to this pin.
VAUX (Pin 16)
Connect this pin to the ATX 3.3V output. The voltage present
at this pin is monitored for sequencing purposes. This pin
provides the necessary base bias for the NPN pass
transistors, as well as the current sunk through the 5k ? VID
pull-up resistors.
SS13 (Pin 13)
Connect a capacitor from this pin to ground. This capacitor,
along with an internal 28 μ A current source, sets the soft-start
interval of the synchronous switching converter (V OUT1 ) and
the AGP regulator (V OUT3 ). A VTTPG high signal is also
delayed by the time interval required by the charging of this
capacitor from 0V to 1.25V (see Soft-Start details).
SS24 (Pin 12)
Connect a capacitor from this pin to ground. This capacitor,
along with an internal 28 μ A current source, sets the soft-start
interval of the V OUT2 regulator. Pulling this pin below 0.8V
induces a chip reset (POR) and shutdown.
VTTPG (Pin 9)
VTTPG is an open collector output used to indicate the
status of the V OUT2 regulator output voltage. This pin is
pulled low when the V OUT2 output is below the under-
voltage threshold or when the SS13 pin is below 1.25V.
PGOOD (Pin 8)
PGOOD is an open collector output used to indicate the
status of the output voltages. This pin is pulled low when the
synchronous regulator output is not within ± 10% of the
DACOUT reference voltage or when any of the other outputs
is below its under-voltage threshold.
VID3, VID2, VID1, VID0, VID25 (Pins 3-7)
VID3-25 are the TTL-compatible input pins to the 5-bit DAC.
The logic states of these five pins program the internal
voltage reference (DACOUT). The level of DACOUT sets the
microprocessor core converter output voltage (V OUT1 ), as
well as the corresponding PGOOD and OVP thresholds.
Each VID pin is connected to the VAUX pin through a 5k ?
pull-up resistor.
6
OCSET (Pin 23)
Connect a resistor (R OCSET ) from this pin to the drain of the
upper MOSFET. R OCSET , an internal 200 μ A current source
(I OCSET ), and the upper MOSFET’s on-resistance (r DS(ON) )
set the converter over-current (OC) trip point according to
the following equation:
I OCSET × R OCSET
r DS ( ON )
An over-current trip cycles the soft-start function.
The voltage at OCSET pin is monitored for power-on reset
(POR) purposes.
PHASE (Pin 26)
Connect the PHASE pin to the PWM converter ’s upper
MOSFET source. This pin represents the gate drive return
current path and is used to monitor the voltage drop across
the upper MOSFET for over-current protection.
UGATE (Pin 27)
Connect UGATE pin to the PWM converter ’s upper
MOSFET gate. This pin provides the gate drive for the upper
MOSFET.
LGATE (Pin 25)
Connect LGATE to the synchronous PWM converter ’s lower
MOSFET gate. This pin provides the gate drive for the lower
MOSFET.
COMP and FB (Pins 20, 21)
COMP and FB are the available external pins of the
synchronous PWM regulator error amplifier. The FB pin is
the inverting input of the error amplifier. Similarly, the COMP
pin is the error amplifier output. These pins are used to
compensate the voltage-mode control feedback loop of the
synchronous PWM converter.
VSEN1 (Pin 22)
This pin is connected to the synchronous PWM converters’
output voltage. The PGOOD and OVP comparator circuits
use this signal to report output voltage status and for over-
voltage protection.
DRIVE2 (Pin 1)
Connect this pin to the gate/base of a N-type external pass
transistor (MOSFET or bipolar). This pin provides the drive
for the 1.2V regulator ’s pass transistor.
VSEN2 (Pin 11)
Connect this pin to the output of the standard buck PWM
regulator. The voltage at this pin is regulated to a 1.2V level.
This pin is also monitored for under-voltage events.
FIX (Pin 2)
Grounding this pin bypasses the internal resistor dividers that
set the output voltage of the 1.5V and 1.8V linear regulators.
FN9064.1
April 8, 2005
相关PDF资料
PDF描述
TC2015-3.0VCTTR IC REG LDO 3V .1A SOT23A-5
X5163V14IT1 IC SUPERVISOR CPU 16K EE 14TSSOP
ISL6523CB IC CTRLR VRM8.5 PWM DUAL 28-SOIC
TC2055-3.3VCTTR IC REG LDO 3.3V .1A SOT23A-5
TC2055-3.0VCTTR IC REG LDO 3V .1A SOT23A-5
相关代理商/技术参数
参数描述
ISL6524ACB-T 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6524ACBZ 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6524ACBZA-T 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6524ACBZ-T 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6524CB 功能描述:IC CTRLR VRM8.5 PWM TRPL 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)