参数资料
型号: ISL6530CBZ-T
厂商: Intersil
文件页数: 12/17页
文件大小: 0K
描述: IC CONTROLLER INTEL 24SOIC
标准包装: 1
应用: 控制器,Intel Pentium? III,IV
输入电压: 4.5 V ~ 5.5 V
输出数: 2
输出电压: 2.5V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 24-SOIC(0.295",7.50mm 宽)
供应商设备封装: 24-SOIC
包装: 标准包装
其它名称: ISL6530CBZ-TDKR
ISL6530
.
? V IN ?
DV OSC
OSC
PWM
COMPARATOR
-
+
DRIVER
DRIVER
V IN
L O
PHASE
C O
V OUT
100
80
60
F Z1
F Z2
F P1
F P2
OPEN LOOP
ERROR AMP GAIN
20 log ? ---------------- ?
? V OSC ?
V E/A
Z FB
ESR
(PARASITIC)
40
20
COMPENSATION
GAIN
20 log ? -------- ?
-
+
ERROR
Z IN
REFERENCE
0
-20
R2
? R1 ?
AMP
DETAILED COMPENSATION COMPONENTS
-40
MODULATOR
GAIN
F LC
F ESR
LOOP GAIN
C 1
Z FB
Z IN
V OUT
-60
10
100
1K
10K 100K
FREQUENCY (Hz)
1M
10M
C 2
COMP
-
R 2
FB
C 3
R 1
R 3
FIGURE 9. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
Component Selection Guidelines
Output Capacitor Selection
+
ISL6530
REFERENCE
FIGURE 8. VOLTAGE-MODE BUCK CONVERTER
COMPENSATION DESIGN
Compensation Break Frequency Equations
An output capacitor is required to filter the output and supply
the load transient current. The filtering requirements are a
function of the switching frequency and the ripple current.
The load transient requirements are a function of the slew
rate (di/dt) and the magnitude of the transient load current.
These requirements are generally met with a mix of
capacitors and careful layout.
Modern digital ICs can produce high transient load slew
F Z1 = ----------------------------------
F P1 = ---------------------------------------------------------
2 π x R 2 x ? ---------------------- ?
F Z2 = -------------------------------------------------------
F P2 = ------------------------------------
1
2 π × R 2 × C 2
1
2 π x ( R 1 + R 3 ) x C 3
1
? C 1 x C 2 ?
? C 1 + C 2 ?
1
2 π x R 3 x C 3
rates. High-frequency capacitors initially supply the transient
and slow the current load rate seen by the bulk capacitors.
The bulk filter capacitor values are generally determined by
the ESR (effective series resistance) and voltage rating
requirements rather than actual capacitance requirements.
High frequency decoupling capacitors should be placed as
close to the power pins of the load as physically possible. Be
Figure 9 shows an asymptotic plot of the DC-DC converter’s
gain vs frequency. The actual modulator gain has a high gain
peak due to the high Q factor of the output filter and is not
shown in Figure 9. Using the above guidelines should give a
compensation gain similar to the curve plotted. The open loop
error amplifier gain bounds the compensation gain. Check the
compensation gain at F P2 with the capabilities of the error
amplifier. The closed loop gain is constructed on the graph of
Figure 9 by adding the modulator gain (in dB) to the
compensation gain (in dB). This is equivalent to multiplying
the modulator transfer function to the compensation transfer
function and plotting the gain.
The compensation gain uses external impedance networks
Z FB and Z IN to provide a stable, high bandwidth (BW) overall
loop. A stable control loop has a gain crossing with
-20dB/decade slope and a phase margin greater than 45
degrees. Include worst case component variations when
determining phase margin.
12
careful not to add inductance in the circuit board wiring that
could cancel the usefulness of these low inductance
components. Consult with the manufacturer of the load on
specific decoupling requirements.
Use only specialized low-ESR capacitors intended for
switching-regulator applications for the bulk capacitors. The
bulk capacitor’s ESR will determine the output ripple voltage
and the initial voltage drop after a high slew-rate transient. An
aluminum electrolytic capacitor’s ESR value is related to the
case size with lower ESR available in larger case sizes.
However, the equivalent series inductance (ESL) of these
capacitors increases with case size and can reduce the
usefulness of the capacitor to high slew-rate transient loading.
Unfortunately, ESL is not a specified parameter. Work with
your capacitor supplier and measure the capacitor’s
impedance with frequency to select a suitable component. In
most cases, multiple electrolytic capacitors of small case size
perform better than a single large case capacitor.
FN9052.2
November 15, 2004
相关PDF资料
PDF描述
ECA50DTMD CONN EDGECARD 100PS R/A .125 SLD
ECA49DTBS CONN EDGECARD 98POS R/A .125 SLD
ECA50DTBN CONN EDGECARD 100PS R/A .125 SLD
2510-14K INDUCTOR RF .39UH UNSHIELDED SMD
ECA50DTBH CONN EDGECARD 100PS R/A .125 SLD
相关代理商/技术参数
参数描述
ISL6530CR 功能描述:IC CONTROLLER INTEL 32QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6530CR-T 功能描述:IC CONTROLLER INTEL 32QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6530CRZ 功能描述:IC CONTROLLER INTEL 32QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6530CRZ-T 功能描述:IC CONTROLLER INTEL 32QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6530EVAL1 功能描述:EVALUATION BOARD 1 ISL6530 RoHS:否 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC,步升 输出及类型:1,非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969