参数资料
| 型号： | ISL6563IR-T |
| 厂商： | Intersil |
| 文件页数： | 15/19页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM MULTIPHASE 24-QFN |
| 标准包装： | 6,000 |
| 应用： | 控制器，Intel VRM9，VRM10，AMD Hammer 应用 |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.8 V ~ 1.85 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘 |
| 供应商设备封装： | 24-QFN（4x4） |
| 包装： | 带卷 (TR) |
ISL6563
Case 1:
----------------------- > f 0
2 π ? f 0 ? V PP ? LC
R 2 = R 1 ? -------------------------------------------------
0.66 ? V
2 π ? V PP ? R FB ? f 0
The feedback resistor, R 1 , has already been chosen as
outlined in “Load Line Regulation Resistor” on page 14.
Select a target bandwidth for the compensated system, f 0 .
The target bandwidth must be large enough to ensure
adequate transient performance, but smaller than 1/3 of the
per-channel switching frequency (75kHz in this case). The
values of the compensation components depend on the
relationships of f 0 to the output filter, LC, double pole
frequency and the ESR zero frequency of the bulk output
capacitor bank. For each of the three cases defined in the
following, there is a separate set of equations for the
compensation components.
1
2 π ? LC
(EQ. 18)
IN
0.66 ? V IN
C 2 = ------------------------------------------------
fast transient load during the short interval of time required
by the controller and power train to respond. Because it has
a low bandwidth compared to the switching frequency, the
output filter limits the system transient response leaving the
output capacitor bank to supply the load current or sink the
inductor currents, all while the current in the output inductors
increases or decreases to meet the load demand.
In high-speed converters, the output capacitor bank is
amongst the costlier (and often the physically largest) parts
of the circuit. Output filter design begins with consideration
of the critical load parameters: maximum size of the load
step, Δ I, the load-current slew rate, di/dt, and the maximum
allowable output voltage deviation under transient loading,
Δ V MAX . Capacitors are characterized according to their
capacitance, ESR, and ESL (equivalent series inductance).
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will
initially deviate by an amount approximated by the voltage
drop across the ESL. As the load current increases, the
----------------------- ≤ f 0 ≤ ---------------------------------
2 π ? LC
Case 2:
1 1
2 π ? C ? ESR
voltage drop across the ESR increases linearly until the load
current reaches its final value. The capacitors selected must
have sufficiently low ESL and ESR so that the total output-
V PP ? ( 2 π ) ? f 0 ? LC
Δ V ≈ ( ESL ) ----- + ( ESR ) Δ I
(EQ. 21)
2 2
0.66 ? V
R 2 = R 1 ? -----------------------------------------------------
IN
0.66 ? V IN
2 2
C 2 = ---------------------------------------------------------------------
( 2 π ) ? f 0 ? V PP ? R 1 ? LC
(EQ. 19)
voltage deviation is less than the allowable maximum.
Neglecting the contribution of inductor current and regulator
response, the output voltage initially deviates according to
Equation 21:
di
dt
f 0 > ---------------------------------
2 π ? f 0 ? V PP ? L
Case 3:
1
2 π ? C ? ESR
0.66 ? V ? ESR
R 2 = R 1 ? -------------------------------------------
IN
(EQ. 20)
The filter capacitor must have sufficiently low ESL and ESR
so that Δ V < Δ V MAX .
Most capacitor solutions rely on a mixture of high-frequency
capacitors with relatively low capacitance in combination
2 π ? V PP ? R 1 ? f 0 ? L
( V IN – 2 ? V OUT ) ? V OUT
L ≥ ESR ? -----------------------------------------------------------------
0.66 ? V IN ? ESR ? C
C 2 = --------------------------------------------------------
In the previous equations, L is the per-channel filter
inductance divided by the number of active channels, C is
the total bulk output capacitance, ESR is the equivalent
series resistance of the bulk output filter capacitance, and
V PP is the peak-to-peak sawtooth signal amplitude (see
“Electrical Specifications” table on page 4).
Once selected, the compensation values assure a stable
converter with reasonable transient performance. C 1 is
needed to cut down the high frequency error amplifier gain
and reduce the noise the PWM comparator sees. Keep a
position available for C 1 , and install a 10pF to 47pF in case
jitter is noted.
Output Filter Design
The output inductors and the output capacitor bank together
to form a low-pass filter responsible for smoothing the
square wave voltage at the phase nodes. Additionally, the
output capacitors must also provide the energy required by a
15
with bulk capacitors having high capacitance but limited
high-frequency performance. Minimizing the ESL of the
high-frequency capacitors allows them to support the output
voltage as the current increases. Minimizing the ESR of the
bulk capacitors allows them to supply the increased current
with less output voltage deviation.
The ESR of the bulk capacitors is also responsible for the
majority of the output-voltage ripple. As the bulk capacitors
sink and source the inductor ac ripple current, a voltage
develops across the bulk-capacitor ESR equal to I PP . Thus,
once the output capacitors are selected and a maximum
allowable ripple voltage, V PP(MAX) , is determined from an
analysis of the available output voltage budget, Equation 22
can be used to determine a lower limit on the output
inductance.
(EQ. 22)
f S ? V IN ? V PP ( MAX )
Since the capacitors are supplying a decreasing portion of
the load current while the regulator recovers from the
transient, the capacitor voltage becomes slightly depleted.
FN9126.8
June 10, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6564AIRZ | IC REG CTRLR BUCK PWM VM 40-QFN |
| ISL6564IR-T | IC REG CTRLR BUCK PWM VM 40-QFN |
| ISL6565BCV-T | IC REG CTRLR BUCK PWM VM 28TSSOP |
| ISL6566AIRZ | IC CTRLR PWM 3PHASE BUCK 40-QFN |
| ISL6566CRZ-T | IC CTLR PWM BUCK 3PHASE 40-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6563IRZ | 功能描述:电流型 PWM 控制器 P6 TWO PHS CONT INTEGRTD DRVRS DESKT RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6563IRZ-T | 功能描述:电流型 PWM 控制器 P6 TWO PHS CONT INTEGRTD DRVRS DESKT RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6564ACRZ | 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6564ACRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6564AIRZ | 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。