参数资料
| 型号： | ISL6721AAVZ |
| 厂商： | Intersil |
| 文件页数： | 11/24页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR PWM CM 16-TSSOP |
| 标准包装： | 96 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1MHz |
| 占空比： | 100% |
| 电源电压： | 9 V ~ 18 V |
| 降压： | 是 |
| 升压： | 是 |
| 回扫： | 是 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 是 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 包装： | 管件 |
ISL6721A
The total supply current (I C plus I CC ) will be higher,
depending on the load applied to GATE. Total current is the
sum of the quiescent current and the average gate current.
Knowing the operating frequency, f sw , and the MOSFET
gate charge, Qg, the average GATE output current can be
calculated in Equation 5:
SYNC assumes control of the SYNC signal. An external
SYNC pulse is ignored if it occurs during the first 1/3 of the
switching cycle.
During normal operation the RTCT voltage charges from
1.5V to 3.0V and back during each cycle. Clock and SYNC
signals are generated when the 3.0V threshold is reached. If
Igate = Qg ? f sw
A
(EQ. 5)
an external clock signal is detected during the latter 2/3 of
the charging cycle, the oscillator switches to external
VREF - The 5V reference voltage output. Bypass to LGND
with a 0.01μF or larger capacitor to filter this output as
needed. Using capacitance less than this value may result in
unstable operation.
SS - Connect the soft-start capacitor between this pin and
LGND to control the duration of soft-start. The value of the
capacitor determines both the rate of increase of the duty
cycle during start-up, and also controls the overcurrent
shutdown delay.
ISET - A DC voltage between 0.35V and 1.2V applied to this
input sets the pulse-by-pulse overcurrent threshold. When
overcurrent inception occurs, the SS capacitor begins to
discharge and starts the overcurrent delayed shutdown
cycle.
Thermal Pad (QFN Package Only) - The thermal pad
located on the bottom of the QFN package is electrically
isolated. It is recommended that it be connected to signal
ground.
Functional Description
Features
The ISL6721A current mode PWMs make an ideal choice for
low-cost flyback and forward topology applications requiring
enhanced control and supervisory capability. With adjustable
overvoltage and undervoltage thresholds, overcurrent
threshold, and hic-cup delay, a highly flexible design with
minimal external components is possible. Other features
include peak current mode control, adjustable soft-start,
slope compensation, adjustable oscillator frequency and a
bi-directional synchronization clock input.
Oscillator
The ISL6721A have a sawtooth oscillator with a
programmable frequency range to 1MHz, which can be
programmed with a resistor and capacitor on the RTCT pin.
(Please refer to Figure 4 for the resistance and capacitance
required for a given frequency.)
Implementing Synchronization
The oscillator can be synchronized to an external clock
applied at the SYNC pin or by connecting the SYNC pins of
multiple ICs together. If an external master clock signal is
used, it must be at least 65% of the free running frequency of
the oscillator for proper synchronization. The external
master clock signal should have a pulse width greater than
20ns. If no master clock is used, the first device to assert
11
synchronization mode and relies upon the external SYNC
signal to terminate the oscillator cycle. The generation of a
SYNC signal is inhibited in this mode. If the RTCT voltage
exceeds 4.0V (i.e. no external SYNC signal terminates the
cycle), the oscillator reverts to the internal clock mode and a
SYNC signal is generated.
Soft-Start Operation
The ISL6721A features soft-start using an external capacitor
in conjunction with an internal current source. Soft-start is
used to reduce voltage stresses and surge currents during
start up.
Upon start up, the soft-start circuitry clamps the error amplifier
output (COMP pin) to a value proportional to the soft-start
voltage. The error amplifier output rises as the soft-start
capacitor voltage rises. This has the effect of increasing the
output pulse width from zero to the steady state operating duty
cycle during the soft-start period. When the soft-start voltage
exceeds the error amplifier voltage, soft-start is completed.
Soft-start forces a controlled output voltage rise. Soft-start
occurs during start-up and after recovery from a fault condition
or overcurrent shutdown. The soft-start voltage is clamped to
4.5V.
Gate Drive
The ISL6721A is capable of sourcing and sinking 1A peak
current. Separate collector supply (V C ) and power ground
(PGnd) pins help isolate the IC’s analog circuitry from the
high power gate drive noise. To limit the peak current
through the IC, an external resistor may be placed between
the totem-pole output of the IC (GATE pin) and the gate of
the MOSFET. This small series resistor also damps any
oscillations caused by the resonant tank of the parasitic
inductances in the traces of the board and the FET’s input
capacitance.
Slope Compensation
For applications where the maximum duty cycle is less than
50%, slope compensation may be used to improve noise
immunity, particularly at lighter loads. The amount of slope
compensation required for noise immunity is determined
empirically, but is generally about 10% of the full scale
current feedback signal. For applications where the duty
cycle is greater than 50%, slope compensation is required to
prevent instability. Slope compensation is a technique in
which the current feedback signal is modified by adding
additional slope to it. The minimum amount of slope
compensation required corresponds to 1/2 the inductor
FN6797.0
August 23, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6721AV | IC REG CTRLR PWM CM 16-TSSOP |
| ISL6723AABZ | IC REG CTRLR PWM CM 16-SOIC |
| ISL6726AAZ-T7A | IC REG CTRLR ISO PWM CM 20-QSOP |
| ISL6729IU-T | IC REG CTRLR BST FLYBK ISO 8MSOP |
| ISL6740AIVZA | IC REG CTRLR PWM VM 16-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6721AAVZ-T | 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6721AB | 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6721AB-T | 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6721ABZ | 功能描述:电流型 PWM 控制器 FLEX SNG ENDED CUR MODE PWM CONTRLR RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6721ABZ-T | 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。