参数资料
| 型号： | ISL6721AAVZ |
| 厂商： | Intersil |
| 文件页数： | 16/24页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR PWM CM 16-TSSOP |
| 标准包装： | 96 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1MHz |
| 占空比： | 100% |
| 电源电压： | 9 V ~ 18 V |
| 降压： | 是 |
| 升压： | 是 |
| 回扫： | 是 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 是 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 包装： | 管件 |
ISL6721A
1.8V output: 50mV total output ripple and noise
Ip p k
ESR: 30mV
Capacitor Δ Q: 5mV
ESL: 15mV
For the 3.3V output (Equation 23):
ESR ≤ --------------------------------- = ----------------------------- = 7.3m Ω
I SPK – I OUT
V D -S
Tol
Δ V 0.060
10.73 – 2.5
(EQ. 23)
( 10.73 – 2.5 ) ? 2.33 × 10
( Ispk – Iout ) ? Tr
C ≥ ---------------------------------------------- = ------------------------------------------------------------------- = 960 μ F
FIGURE 6. SWITCHING CYCLE
The final component of MOSFET loss is caused by the
charging of the gate capacitance through the device gate
resistance. Depending on the relative value of any external
resistance in the gate drive circuit, a portion of this power will
be dissipated externally (Equation 22).
The change in voltage due to the change in charge of the
output capacitor, Δ Q, determines how much capacitance is
required on the output (Equation 24).
– 6
2 ? Δ V 2 ? 0.010
(EQ. 24)
Pgate = Qg ? Vg ? f sw
W
(EQ. 22)
ESL adds to the ripple and noise voltage in proportion to the
Once the losses are known, the device package must be
selected and the heatsinking method designed. Since the
rate of change of current into the capacitor (V = L ? di/dt)
(Equation 25).
0.030 ? 200 × 10
V ? dt
design requires a small surface mount part, a 8 Ld SOIC
package was selected. A Fairchild FDS2570 MOSFET was
– 9
L ≤ --------------- = ---------------------------------------------- = 0.56nH
di 10.73
(EQ. 25)
selected based on these criteria. The overall losses are
estimated at 400mW.
Output Filter Design
In a flyback design, the primary concern for the design of the
output filter is the capacitor ripple current stress and the
ripple and noise specification of the output.
The current flowing in and out of the output capacitors is the
difference between the winding current and the output current.
The peak secondary current, I SPK , is 10.73A for the 3.3V
output and 4.29A for the 1.8V output. The current flowing into
the output filter capacitor is the difference between the winding
current and the output current. Looking at the 3.3V output, the
peak winding current is I SPK = 10.73A. The capacitor must
store this amount minus the output current of 2.5A, or 8.23A.
The RMS ripple current in the 3.3V output capacitor is about
3.5A RMS . The RMS ripple current in the 1.8V output capacitor
is about 1.4A RMS .
Voltage deviation on the output during the switching cycle
(ripple and noise) is caused by the change in charge of the
output capacitance, the equivalent series resistance (ESR),
and equivalent series inductance (ESL). Each of these
components must be assigned a portion of the total ripple
and noise specification. How much to allow for each
contributor is dependent on the capacitor technology used.
For purposes of this discussion, we will assume the following:
3.3V output: 100mV total output ripple and noise
ESR: 60mV
Capacitor Δ Q: 10mV
ESL: 30mV
16
Capacitors having high capacitance usually do not have
sufficiently low ESL. High frequency capacitors such as
surface mount ceramic or film are connected in parallel with
the high capacitance capacitors to address the effects of
ESL. A combination of high frequency and high ripple
capability capacitors is used to achieve the desired overall
performance. The analysis of the 1.8V output is similar to
that of the 3.3V output and is omitted for brevity. Two
OSCON 4SEP560M (560μF) electrolytic capacitors and a
22μF X5R ceramic 1210 capacitor were selected for both the
3.3 and 1.8V outputs. The 4SEP560M electrolytic capacitors
are each rated at 4520mA ripple current and 13m Ω of ESR.
The ripple current rating of just one of these capacitors is
adequate, but two are needed to meet the minimum ESR
and capacitance values.
The bias output is of such low power and current that it
places negligible stress on its filter capacitor. A single 0.1μF
ceramic capacitor was selected.
Control Loop Design
The major components of the feedback control loop are a
programmable shunt regulator, an opto-coupler, and the
inverting amplifier of the ISL6721A. The opto-coupler is used
to transfer the error signal across the isolation barrier. The
opto-coupler offers a convenient means to cross the
isolation barrier, but it adds complexity to the feedback
control loop. It adds a pole at about 10kHz and a significant
amount of gain variation due the current transfer ratio (CTR).
The CTR of the opto-coupler varies with initial tolerance,
temperature, forward current, and age.
FN6797.0
August 23, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6721AV | IC REG CTRLR PWM CM 16-TSSOP |
| ISL6723AABZ | IC REG CTRLR PWM CM 16-SOIC |
| ISL6726AAZ-T7A | IC REG CTRLR ISO PWM CM 20-QSOP |
| ISL6729IU-T | IC REG CTRLR BST FLYBK ISO 8MSOP |
| ISL6740AIVZA | IC REG CTRLR PWM VM 16-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6721AAVZ-T | 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6721AB | 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6721AB-T | 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6721ABZ | 功能描述:电流型 PWM 控制器 FLEX SNG ENDED CUR MODE PWM CONTRLR RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6721ABZ-T | 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。