参数资料
型号: ISL6721AAVZ
厂商: Intersil
文件页数: 13/24页
文件大小: 0K
描述: IC REG CTRLR PWM CM 16-TSSOP
标准包装: 96
PWM 型: 电流模式
输出数: 1
频率 - 最大: 1MHz
占空比: 100%
电源电压: 9 V ~ 18 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 105°C
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
包装: 管件
ISL6721A
condition clears and the soft-start voltage is below the reset
threshold, a soft-start cycle begins.
Ground Plane Requirements
Careful layout is essential for satisfactory operation of the
device. A good ground plane must be employed. A unique
section of the ground plane must be designated for high di/dt
currents associated with the output stage. Power ground
(PGND) can be separated from the logic ground (LGND) and
connected at a single point. V C should be bypassed directly
to PGND with good high frequency capacitors. The return
connection for input power and the bulk input capacitor
should be connected to the PGND ground plane.
Reference Design
The Typical Application Schematic on page 4 features the
ISL6721A in a conventional dual output 10W discontinuous
mode flyback DC/DC converter. The ISL6721EVAL1
demonstration unit implements this design and is available
for evaluation.
The input voltage range is from 36VDC to 75VDC, and the
two outputs are 3.3V @ 2.5A and 1.8V @ 1.0A. Cross
regulation is achieved using the weighted sum of the two
outputs.
Circuit Element Descriptions
The converter design may be broken down into the following
functional blocks:
Input Storage and Filtering Capacitance: C 1 , C 2 , C 3
Isolation Transformer: T1
Primary voltage Clamp: C R6 , R 24 , C 18
Start Bias Regulator: R 1 , R 2 , R 6 , Q 3 , V R1
Operating Bias and Regulator: R 25 , Q 2 , D 1 , C 5 , C R2 , D 2
Main MOSFET Power Switch: Q 1
Current Sense Network: R 4 , R 3 , R 23 , C 4
Feedback Network:, R 13 , R 15 , R 16 , R 17 , R 18 , R 19 , R 20 ,
R 26 , R 27 , C 13 , C 14 , U 2 , U 3
Control Circuit:C 7 , C 8 , C 9 , C 10 , C 11 , C 12 , R 5 , R 6 , R 8 , R 9 ,
R 10 , R 11 , R 12 , R 14 , R 22
Output Rectification and Filtering: C R4 , C R5 , C 15 , C 16 , C 19 ,
C 20 , C 21 , C 22
Secondary Snubber: R 21 , C 17
Design Criteria
The following design requirements were selected:
Switching Frequency, f sw : 200kHz
V IN : 36V to 75V
V OUT(1) : 3.3V @ 2.5A
13
V OUT(2) : 1.8V @ 1.0A
V OUT(BIAS) : 12V @ 50mA
P OUT : 10W
Efficiency: 70%
Maximum Duty Cycle, D MAX : 0.45
Transformer Design
The design of a flyback transformer is a non-trivial affair. It is
an iterative process which requires a great deal of
experience to achieve the desired result. It is a process of
many compromises, and even experienced designers will
produce different designs when presented with identical
requirements. The iterative design process is not presented
here for clarity.
The abbreviated design process follows:
? Select a core geometry suitable for the application.
Constraints of height, footprint, mounting preference, and
operating environment will affect the choice.
? Select suitable core material(s).
? Select maximum flux density desired for operation.
? Select core size. Core size will be dictated by the
capability of the core structure to store the required
energy, the number of turns that have to be wound, and
the wire gauge needed. Often the window area (the space
used for the windings) and power loss determine the final
core size. For flyback transformers, the ability to store
energy is the critical factor in determining the core size.
The cross sectional area of the core and the length of the
air gap in the magnetic path determine the energy storage
capability.
? Determine maximum desired flux density. Depending on
the frequency of operation, the core material selected, and
the operating environment, the allowed flux density must
be determined. The decision of what flux density to allow
is often difficult to determine initially. Usually the highest
flux density that produces an acceptable design is used,
but often the winding geometry dictates a larger core than
is required based on flux density and energy storage
calculations.
? Determine the number of primary turns.
? Determine the turns ratio.
? Select the wire gauge for each winding.
? Determine winding order and insulation requirements.
? Verify the design.
Input Power:
P OUT /Efficiency = 14.3W (use 15W)
Max ON time: t ON(MAX) = D MAX /f sw = 2.25μs
Average Input Current: I AVG(IN) = P IN /V IN(MIN) = 0.42A
FN6797.0
August 23, 2011
相关PDF资料
PDF描述
ISL6721AV IC REG CTRLR PWM CM 16-TSSOP
ISL6723AABZ IC REG CTRLR PWM CM 16-SOIC
ISL6726AAZ-T7A IC REG CTRLR ISO PWM CM 20-QSOP
ISL6729IU-T IC REG CTRLR BST FLYBK ISO 8MSOP
ISL6740AIVZA IC REG CTRLR PWM VM 16-TSSOP
相关代理商/技术参数
参数描述
ISL6721AAVZ-T 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6721AB 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP(0.300",7.62mm) 包装:管件 产品目录页面:1316 (CN2011-ZH PDF)
ISL6721AB-T 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP(0.300",7.62mm) 包装:管件 产品目录页面:1316 (CN2011-ZH PDF)
ISL6721ABZ 功能描述:电流型 PWM 控制器 FLEX SNG ENDED CUR MODE PWM CONTRLR RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ISL6721ABZ-T 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)