- 您现在的位置：买卖IC网 > PDF目录20665 > ISL8723EVAL1 (Intersil)EVAL BOARD 1 FOR ISL8723 PDF资料下载
参数资料
| 型号： | ISL8723EVAL1 |
| 厂商： | Intersil |
| 文件页数： | 6/14页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD 1 FOR ISL8723 |
| 产品培训模块： | Solutions for Industrial Control Applications |
| 标准包装： | 1 |
| 系列： | * |
ISL8723, ISL8724
that are on a common connection thus unconditionally
shutting down all outputs across multiple sequencers. As
an input, if it is pulled low all GATEs will be unconditionally
shut off and RESET pulled low (see Figure 18). This pin
can also be used as a ‘no wait’ enabling input if all inputs
(ENABLE and UVLO) are satisfied; it does not wait through
delay to the start of GATE transition. There is no enable
lock out delay for a sequence off, so this table illustrates
the delay to GATE transition from a disable signal.
TABLE 1.
NOMINAL DELAY TO SEQUENCING THRESHOLD
the ~10ms enable delay to initiate the DLY_ON capacitor
charging when released to go high. This feature can be
used where 4 voltages can be monitored in addition to a
on-off switch position or, in the case of the ISL8724, a
present pin pull-down.
Restart of the turn on sequence is automatic once all
requirements are met. This allows for no interaction
between the sequencer and a controller IC if so desired.
If no capacitors are connected between DLY_ON or
DLY_OFF pins and ground then all such related GATEs
DLY PIN
CAPACITANCE
Open
100pF
1000pF
0.01 μ F
0.1 μ F
1 μ F
TIME
(ms)
0.02
0.135
1.35
13.5
135
1350
start to turn on immediately after the 10ms (t UVLOdel )
ENABLE stabilization time out has expired and the GATEs
start to immediately turn off when ENABLE is deasserted.
Table 1 illustrates the nominal time delay from the start of
charging to the 1.27V reference for various capacitor
values on the DLY_X pins. This table does not include the
10ms of enable lock out delay during a start-up sequence
but represents the time from the end of the enable lock out
l
NOTE: Nom. T DEL_SEQ = dly_cap (μF)x1.35M Ω
Figure 3 illustrates the turn-on and Figure 4 the nominal turnoff
timing diagrams of the ISL8723 and ISL8724 product.
Note the delay and flexible sequencing possibilities. Multiple
series, parallel or adjustable capacitors can be used to easily
fine tune timing between that offered by standard value
capacitors.
UVLO_A
V UVLOVth
V UVLOVth
<tFIL
UVLO_B
V UVLOVth
UVLO_C
UVLO_D
ENABLE (ISL8724)
ENABLE (ISL8723)
V UVLOVth
t UVLOdel
V EN
DLY_Vth
DLYON_B
DLY_Vth
DLYON_D
DLY_Vth
DLYON_A
DLYON_C
GATE_B
GATE_D
GATE_C
GATE_A
DLY_Vth
V QPUMP -1V
t RSTdel
V QPUMP
V QPUMP
V QPUMP
V QPUMP
RESET
SYSRST
FIGURE 3. ISL8723, ISL8724 TURN-ON AND GLITCH RESPONSE TIMING DIAGRAM
6
FN6413.1
April 22, 2009
相关PDF资料 |
PDF描述 |
|---|---|
| T95Z336K016CZAL | CAP TANT 33UF 16V 10% 2910 |
| TC1303A-ZS0EUN | IC REG DL BCK/LINEAR SYNC 10MSOP |
| C1005X7R1E152M | CAP CER 1500PF 25V 20% X7R 0402 |
| M7PXK-1506J | D-SUB CABLE - MMM15K/MC16G/X |
| EMC49DRTS-S13 | CONN EDGECARD 98POS .100 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL8723IRZ | 功能描述:IC POWER SUPPLY SEQUENCER 24QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器，监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（5x5） 包装:带卷 (TR) |
| ISL8723IRZR5369 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| ISL8723IRZ-T | 功能描述:IC POWER SUPPLY SEQUENCER 24QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器，监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（5x5） 包装:带卷 (TR) |
| ISL8723IRZ-TR5369 | 制造商:Intersil Corporation 功能描述: |
| ISL8724IRZ | 功能描述:IC POWER SUPPLY SEQUENCER 24QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器，监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（5x5） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。