- 您现在的位置：买卖IC网 > PDF目录15938 > ISL9217IRZ-T (Intersil)IC MULTI-CELL LI-ION PROT 24-QFN PDF资料下载
参数资料
| 型号： | ISL9217IRZ-T |
| 厂商： | Intersil |
| 文件页数： | 25/33页 |
| 文件大小： | 0K |
| 描述： | IC MULTI-CELL LI-ION PROT 24-QFN |
| 标准包装： | 6,000 |
| 功能： | 电池监控器 |
| 电池化学： | 锂离子（Li-Ion） |
| 电源电压： | 9.2 V ~ 31 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘 |
| 供应商设备封装： | 24-QFN 裸露焊盘（4x4） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页
ISL9216, ISL9217
DEFINITION OF CELL BALANCING
Cell balancing is defined as the application of differential
currents to individual cells (or combinations of cells) in a
series string. Normally, of course, cells in a series string
receive identical currents. A battery pack requires additional
components and circuitry to achieve cell balancing. For the
ISL9216 and ISL9217 devices, the only external
components required are balancing resistors.
CELL BALANCE OPERATION
Cell balancing is accomplished through a microcontroller
algorithm. This algorithm compares the cell voltages (a
See Diode D3 in Figure 8. This will reduce the CFET gate
voltage, but not significantly.
Finally, in all configurations, to protect the Charge FET itself
in the event of a large negative voltage on the Pack- pin,
zener diode D4 is added. The large negative voltage can
occur when the P- pin goes significantly negative, while the
CFET pin is being internally clamped at VSS. The zener
voltage of D4 should be less than the V GS (max)
specification of the FET.
VC7/VCC
representation of the pack capacity) and turns on balancing
21 Ω
ISL9216, ISL9217
for the cells that have the higher voltages. There are many
1W
CB7
MUST ASSUME ZERO r DS(ON)
parameters that should be considered when writing this
algorithm. An example cell balancing algorithm is available
in the ISL9216EVAL1Z evaluation kit.
200mA
FOR MAX CURRENT CALCULATION
CELL
7 6 5 4 3 2 1
BALANCE
The microcontroller turns on the specific cell balancing by
setting a bit in the Cell Balance Register. Each bit in the
VCELL1
REG
register corresponds to one cell’s balancing control. When
the bit is set, an internal cell balancing FET turns on. This
shorts an external resistor across the specified cell. The
maximum current that can be drawn from (or bypassed
around) the cell is 200mA. This current is set by selecting
21 Ω
1W
CB1
VSS
the value of the external resistor. Figure 7 shows an example
with a 200mA (maximum) balancing current.
FIGURE 7. CELL BALANCING CONTROL EXAMPLE WITH
With lower balancing current, more balancing FETs can be
turned on at once, without exceeding the device power
dissipation limits or generating excessive balancing current
that will heat the external resistor.
External VMON/CFET Protection Mechanisms
When there is a single charge/discharge path, a blocking
diode is required in the ISL9216 VMON to P- path. See D1 in
Figure 8. This diode is to protect against a negative voltage
on the VMON pin that can occur when the FETs are off and
the charger connects to the pack. This diode is not needed
when there is a separate charge and discharge path,
100mA BALANCING CURRENT
ISL9217
PACK+
PACK-
because the voltages on P- (discharge) are likely always
positive.
For the cascaded combination of ISL9216 and ISL9217, a
zener diode (D2 in Figure 8) needs to be in the ISL9216
VMON path to the P- pin to protect the ISL9216 from an
overvoltage condition when the FETs open due to a short
circuit or overcurrent condition.
With the single set of charge/discharge FETs, the ISL9216
CFET pin needs to be protected in the event of an over-
current or short circuit shut-down. When this happens, the
FET opens suddenly. The flyback voltage from the motor
windings will likely exceed the maximum input voltage on the
VMON
ISL9216
CFET
DFET
D1
10M
D3
D2
D4
1M
CFET pin. So, when operating in this configuration, an
additional external series diode must be placed between the
CFET pin of the ISL9216 and the gate of the Charge FET.
25
FIGURE 8. USE OF A DIODES FOR PROTECTING THE
CFET AND VMON PINS.
FN6488.1
November 2, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HCC17DREF | CONN EDGECARD 34POS .100 EYELET |
| TWN2.00SV50 | THERMASHIELD WRAP 2" SLV 50' |
| HBC17DREF | CONN EDGECARD 34POS .100 EYELET |
| WWN1.00BK50 | WELD WRAP 1" BLACK 50' |
| VE-J64-EZ-F2 | CONVERTER MOD DC/DC 48V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL9219AIRZ | 功能描述:IC CHRGR LI-ION SGL 20-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 标准包装:1 系列:- 功能:充电管理 电池化学:锂离子（Li-Ion）、锂聚合物（Li-Pol） 电源电压:3.75 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:剪切带 (CT) 产品目录页面:669 (CN2011-ZH PDF) 其它名称:MCP73831T-2ACI/OTCT |
| ISL9219AIRZR5332 | 功能描述:IC BATT CHARGER LI-ION 20-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 标准包装:1 系列:- 功能:充电管理 电池化学:锂离子（Li-Ion）、锂聚合物（Li-Pol） 电源电压:3.75 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:剪切带 (CT) 产品目录页面:669 (CN2011-ZH PDF) 其它名称:MCP73831T-2ACI/OTCT |
| ISL9219AIRZ-T | 功能描述:IC CHRGR LI-ION SGL 20-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 标准包装:1 系列:- 功能:充电管理 电池化学:锂离子（Li-Ion）、锂聚合物（Li-Pol） 电源电压:3.75 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:剪切带 (CT) 产品目录页面:669 (CN2011-ZH PDF) 其它名称:MCP73831T-2ACI/OTCT |
| ISL9219IRZ | 功能描述:IC CHRGR LI-ION SGL 20-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 功能:电池监控器 电池化学:碱性，锂离子，镍镉，镍金属氢化物 电源电压:1 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-6 包装:带卷 (TR) |
| ISL9219IRZR5332 | 制造商:Intersil Corporation 功能描述:LI-ION BATTERY CHARGER, LOW VOLTAGE, 20LD QFN 3X4X0.9 - Rail/Tube 制造商:Intersil Corporation 功能描述:IC BATT CHRGR LI-ION/POL 20QFN 制造商:Intersil Corporation 功能描述:LI-ION BATRY CHRGR LW VAGE 20LD 3X4X0 9 |
发布紧急采购，3分钟左右您将得到回复。