- 您现在的位置：买卖IC网 > PDF目录1818 > ISPPAC-POWR604-01TN44E (Lattice Semiconductor Corporation)IC ISP POWER MGR ANLG/LOG 44TQFP PDF资料下载
参数资料
| 型号： | ISPPAC-POWR604-01TN44E |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 27/30页 |
| 文件大小： | 0K |
| 描述： | IC ISP POWER MGR ANLG/LOG 44TQFP |
| 标准包装： | 160 |
| 系列： | ispPAC® |
| 应用： | 电源监控器，序列发生器 |
| 输入电压： | 0 V ~ 6 V |
| 电源电压： | 2.25 V ~ 5.5 V |
| 电流 - 电源： | 10mA |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页
Lattice Semiconductor
ispPAC-POWR604 Data Sheet
Figure 2-16. PAC-Designer Functional Simulation Screen
In-System Programming
The ispPAC-POWR604 is an in-system programmable device. This is accomplished by integrating all E 2 CMOS
con?guration memory and control logic on-chip. Programming is performed through a 4-wire, IEEE 1149.1 compli-
ant serial JTAG interface. Once a device is programmed, all con?guration information is stored on-chip, in non-vol-
atile E 2 CMOS memory cells. The speci?cs of the IEEE 1149.1 serial interface and all ispPAC-POWR604
instructions are described in the JTAG interface section of this data sheet.
User Electronic Signature
The User Electronic Signature (UES), allows the designer to include identi?cation bits or serial numbers inside the
device, stored in E 2 CMOS memory. The ispPAC-POWR604 contains 16 UES bits that can be con?gured by the
user to store unique data such as ID codes, revision numbers or inventory control codes.
Electronic Security
An Electronic Security Fuse (ESF) bit is provided to prevent unauthorized readout of the E 2 CMOS bit pattern. Once
programmed, this cell prevents further access to the functional user bits in the device. This cell can only be erased
by reprogramming the device; this way the original con?guration cannot be examined or copied once programmed.
Usage of this feature is optional.
Production Programming Support
Once a ?nal con?guration is determined, an ASCII format JEDEC ?le can be created using the PAC-Designer soft-
ware. Devices can then be ordered through the usual supply channels with the user’s speci?c con?guration already
preloaded into the devices. By virtue of its standard interface, compatibility is maintained with existing production
programming equipment, giving customers a wide degree of freedom and ?exibility in production planning.
2-26
相关PDF资料 |
PDF描述 |
|---|---|
| ISPPAC-POWR6AT6-01NN32I | IC ISP POWER SUPPLY PROGR 32QFN |
| IXDS502D1B | IC GATE LS DRVR SGL 2A 6-DFN |
| IXI859S1 | IC REG/GATE DRIVER 3.3V 8-SOIC |
| JW-23-04-T-S-450-250 | CONN STACKER .156" 23POS SGL TIN |
| KA278R33CTU | IC REG LDO 3.3V 2A TO-220FL-4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISPPAC-POWR604-01TN44I | 功能描述:监控电路 PROGRAMMABLE PWR SUPPLY CONTR RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISPPAC-POWR60401TNE | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable Power Supply Sequencing Controller and Monitor |
| ISPPAC-POWR60401TNI | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable Power Supply Sequencing Controller and Monitor |
| ispPAC-POWR605-01SN24I | 功能描述:监控电路 PROCESSORPM 6-SUPPLY SUPERVISOR RESET GEN RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ispPAC-POWR607-01N32I | 功能描述:监控电路 Prec. Prog. Pwr Sppl y Seq. Mon. I RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。