- 您现在的位置：买卖IC网 > PDF目录79605 > IT80C51-12D (ATMEL CORP) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | IT80C51-12D |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | 1 MM HEIGHT, QFP-44 |
| 文件页数： | 57/109页 |
| 文件大小： | 10824K |
| 代理商： | IT80C51-12D |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
37
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
A typical and general setup for interrupt vector addresses in ATtiny20 is shown in the program example below.
Note:
9.2
External Interrupts
External Interrupts are triggered by the INT0 pin or any of the PCINT[11:0] pins. Observe that, if enabled, the interrupts
will trigger even if the INT0 or PCINT[11:0] pins are configured as outputs. This feature provides a way of generating a
software interrupt.
Pin change 0 interrupts PCI0 will trigger if any enabled PCINT[7:0] pin toggles. Pin change 1 interrupts PCI1 will trigger if
any enabled PCINT[11:8] pin toggles. The PCMSK0 and PCMSK1 Registers control which pins contribute to the pin
change interrupts. Pin change interrupts on PCINT[11:0] are detected asynchronously, which means that these interrupts
can be used for waking the part also from sleep modes other than Idle mode.
The INT0 interrupt can be triggered by a falling or rising edge or a low level. This is set up as shown in “MCUCR – MCU
Control Register” on page 38. When the INT0 interrupt is enabled and configured as level triggered, the interrupt will
trigger as long as the pin is held low. Note that recognition of falling or rising edge interrupts on INT0 requires the
presence of an I/O clock, as described in “Clock System” on page 17.
9.2.1
Low Level Interrupt
A low level interrupt on INT0 is detected asynchronously. This means that the interrupt source can be used for waking
the part also from sleep modes other than Idle (the I/O clock is halted in all sleep modes except Idle).
Note that if a level triggered interrupt is used for wake-up from Power-down, the required level must be held long enough
for the MCU to complete the wake-up to trigger the level interrupt. If the level disappears before the end of the Start-up
Time, the MCU will still wake up, but no interrupt will be generated. The start-up time is defined as described in “Clock
Assembly Code Example
.org 0x0000
;Set address of next
statement
rjmp
RESET
; Address 0x0000
rjmp
INT0_ISR
; Address 0x0001
rjmp
PCINT0_ISR
; Address 0x0002
rjmp
PCINT1_ISR
; Address 0x0003
rjmp
WDT_ISR
; Address 0x0004
rjmp
TIM1_CAPT_ISR
; Address 0x0005
rjmp
TIM1_COMPA_ISR
; Address 0x0006
rjmp
TIM1_COMPB_ISR
; Address 0x0007
rjmp
TIM1_OVF_ISR
; Address 0x0008
rjmp
TIM0_COMPA_ISR
; Address 0x0009
rjmp
TIM0_COMPB_ISR
; Address 0x000A
rjmp
TIM0_OVF_ISR
; Address 0x000B
rjmp
ANA_COMP_ISR
; Address 0x000C
rjmp
ADC_ISR
; Address 0x000D
rjmp
TWI_SLAVE_ISR
; Address 0x000E
rjmp
SPI_ISR
; Address 0x000F
rjmp
QTRIP_ISR
; Address 0x0010
RESET:
; Main program start
<instr>
; Address 0x0011
...
相关PDF资料 |
PDF描述 |
|---|---|
| IT80C31-25D | 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44 |
| IF280C51C-36R | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44 |
| IV80C32-L16R | 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44 |
| IQ80C52TXXX-L16D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44 |
| IR80C52TXXX-20R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IT80C51-16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IT80C51-20 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IT80C51-25 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IT80C51-30 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IT80C51-36 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。