- 您现在的位置：买卖IC网 > PDF目录299245 > K4S281632D-TP7C 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 PDF资料下载
参数资料
| 型号： | K4S281632D-TP7C |
| 元件分类： | DRAM |
| 英文描述： | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封装： | 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件页数： | 7/9页 |
| 文件大小： | 80K |
| 代理商： | K4S281632D-TP7C |
CMOS SDRAM
K4S281632D
Rev. 0.1 Sept. 2001
AC OPERATING TEST CONDITIONS (VDD = 3.3V
± 0.3V, TA = -40 to 85°C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
3.3V
1200
870
Output
50pF
VOH (DC) = 2.4V, IOH = -2mA
VOL (DC) = 0.4V, IOL = 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
OPERATING AC PARAMETER
Notes :
(AC operating conditions unless otherwise noted)
Parameter
Symbol
Version
Unit
Note
- 55
- 60
- 7C
- 75
- 1H
-1L
Row active to row active delay
tRRD(min)
11
12
15
20
ns
1
RAS to CAS delay
tRCD(min)
16.5
18
15
20
ns
1
Row precharge time
tRP(min)
16.5
18
15
20
ns
1
Row active time
tRAS(min)
38.5
42
45
50
ns
1
tRAS(max)
100
us
Row cycle time
tRC(min)
55
60
65
70
ns
1
Last data in to row precharge
tRDL(min)
2
CLK
2
Last data in to Active delay
tDAL(min)
2 CLK + tRP
-
Last data in to new col. address delay
tCDL(min)
1
CLK
2
Last data in to burst stop
tBDL(min)
1
CLK
2
Col. address to col. address delay
tCCD(min)
1
CLK
3
Number of valid output
data
CAS latency=3
2
ea
4
CAS latency=2
-
1
1. The DC/AC Test Output Load of K4S281632D-60/55 is 30pF.
2. The VDD condition of K4S281632D-60/55 is 3.135V~3.6V.
Notes :
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5.
In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
相关PDF资料 |
PDF描述 |
|---|---|
| K50-3C0E35.3280MR | CRYSTAL OSCILLATOR, CLOCK, 35.328 MHz, CMOS OUTPUT |
| K50-3C1E27.0000MR | CRYSTAL OSCILLATOR, CLOCK, 27 MHz, CMOS OUTPUT |
| K50-3C1E53.125MR | CRYSTAL OSCILLATOR, CLOCK, 53.125 MHz, CMOS OUTPUT |
| K50-3C0E32MR | CRYSTAL OSCILLATOR, CLOCK, 32 MHz, CMOS OUTPUT |
| K50-3C1SE24MR | CRYSTAL OSCILLATOR, CLOCK, 24 MHz, CMOS OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| K4S281632E-TC60 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mb E-die SDRAM Specification |
| K4S281632ETC75 | 制造商:Samsung Semiconductor 功能描述: |
| K4S281632E-TC75 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mb E-die SDRAM Specification |
| K4S281632ETC75000 FAB | 制造商:Custownprod 功能描述: |
| K4S281632E-TL60 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mb E-die SDRAM Specification |
发布紧急采购，3分钟左右您将得到回复。