参数资料
| 型号： | KAD5510P-25Q48 |
| 厂商： | Intersil |
| 文件页数： | 16/31页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT CMOS 250MSPS 48QFN |
| 标准包装： | 40 |
| 系列： | FemtoCharge™ |
| 位数： | 10 |
| 采样率（每秒）： | 250M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 254mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
KAD5510P
23
FN7693.2
May 2, 2011
ADDRESS 0X25: MODES
Two distinct reduced power modes can be selected. By default,
the tri-level NAPSLP pin can select normal operation or sleep
modes (refer to “Nap/Sleep” on page 18). This functionality can
be overridden and controlled through the SPI. This is an indexed
function when controlled from the SPI, but a global function
when driven from the pin. This register is not changed by a Soft
Reset.
Nap mode must be entered by executing the following sequence:
Return to Normal operation as follows:
Global Device Configuration/Control
ADDRESS 0X71: PHASE_SLIP
When using the clock divider, it’s not possible to determine the
synchronization of the incoming and divided clock phases. This is
particularly important when multiple ADCs are used in a time-
interleaved system. The phase slip feature allows the rising edge
of the divided clock to be advanced by one input clock cycle when
in CLK/4 mode, as shown in Figure 40. Execution of a phase_slip
command is accomplished by first writing a ‘0’ to bit 0 at address
71h followed by writing a ‘1’ to bit 0 at address 71h (32 sclk
cycles).
ADDRESS 0X72: CLOCK_DIVIDE
The KAD5510P has a selectable clock divider that can be set to
divide by four, two or one (no division, refer to “Clock Input” on
page 17). This functionality can be controlled through the SPI, as
shown in Table 8. This register is not changed by a Soft Reset.
ADDRESS 0X73: OUTPUT_MODE_A
The output_mode_A register controls the physical output format
of the data, as well as the logical coding. The KAD5510P can
present output data in two physical formats: LVDS or LVCMOS.
Additionally, the drive strength in LVDS mode can be set high
(3mA) or low (2mA). This functionality can be controlled through
the SPI, as shown in Table 9.
Data can be coded in three possible formats: two’s complement, Gray
code or offset binary. This functionality can be controlled through the
SPI, as shown in Table 10.
This register is not changed by a Soft Reset.
TABLE 6. MEDIUM AND FINE GAIN ADJUSTMENTS
PARAMETER
0x23[7:0]
MEDIUM GAIN
0x24[7:0]
FINE GAIN
Steps
256
–Full Scale (0x00)
-2%
-0.20%
Mid–Scale (0x80)
0.00%
+Full Scale (0xFF)
+2%
+0.2%
Nominal Step Size
0.016%
0.0016%
TABLE 7. POWER-DOWN CONTROL
VALUE
0x25[2:0]
POWER-DOWN MODE
000
Pin Control
001
Normal Operation
010
Nap Mode
100
Sleep Mode
SEQUENCE
REGISTER
VALUE
1
0x10
0x01
2
0x25
0x02
3
0x10
0x02
4
0x25
0x02
SEQUENCE
REGISTER
VALUE
1
0x10
0x01
2
0x25
0x01
3
0x10
0x02
4
0x25
0x01
TABLE 8. CLOCK DIVIDER SELECTION
VALUE
0x72[2:0]
CLOCK DIVIDER
000
Pin Control
001
Divide by 1
010
Divide by 2
100
Divide by 4
TABLE 9. OUTPUT MODE CONTROL
VALUE
0x93[7:5]
000
Pin Control
001
LVDS 2mA
010
LVDS 3mA
100
LVCMOS
TABLE 10. OUTPUT FORMAT CONTROL
VALUE
0x93[2:0]
OUTPUT FORMAT
000
Pin Control
FIGURE 40. PHASE SLIP: CLK
÷4 MODE, fCLOCK = 1000MHz
CLK
CLK÷4
SLIP ONCE
CLK = CLKP – CLKN
CLK÷4
SLIP TWICE
1.00ns
4.00ns
相关PDF资料 |
PDF描述 |
|---|---|
| KAD5510P-50Q72 | IC ADC 10BIT 500MSPS SGL 72-QFN |
| KAD5512HP-17Q72 | IC ADC 12BIT 170MSPS SGL 72-QFN |
| KAD5512P-17Q72 | IC ADC 12BIT 170MSPS SGL 72-QFN |
| KAD5514P-12Q72 | IC ADC 14BIT 125MSPS SGL 72-QFN |
| KAD5610P-25Q72 | IC ADC 10BIT 250MSPS DUAL 72-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KAD5510P-50 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10-Bit, 500MSPS A/D Converter |
| KAD5510P-50_09 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:10-Bit, 500MSPS A/D Converter |
| KAD5510P-50_0910 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:10-Bit, 500MSPS A/D Converter |
| KAD5510P-50Q72 | 功能描述:IC ADC 10BIT 500MSPS SGL 72-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| KAD5512HP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:High Performance 12-Bit, 250/210/170/125MSPS ADC |
发布紧急采购，3分钟左右您将得到回复。