参数资料
| 型号： | KAD5510P-25Q48 |
| 厂商： | Intersil |
| 文件页数： | 7/31页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT CMOS 250MSPS 48QFN |
| 标准包装： | 40 |
| 系列： | FemtoCharge™ |
| 位数： | 10 |
| 采样率（每秒）： | 250M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 254mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | * |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
KAD5510P
15
FN7693.2
May 2, 2011
Theory of Operation
Functional Description
The KAD5510P is based upon a 10-bit, 250MSPS A/D converter core
that utilizes a pipelined successive approximation architecture
(Figure 22). The input voltage is captured by a Sample-Hold Amplifier
(SHA) and converted to a unit of charge. Proprietary charge-domain
techniques are used to successively compare the input to a series of
reference charges. Decisions made during the successive
approximation operations determine the digital code for each input
value. The converter pipeline requires six samples to produce a result.
Digital error correction is also applied, resulting in a total latency of
seven and one half clock cycles. This is evident to the user as a time lag
between the start of a conversion and the data being available on the
digital outputs.
Power-On Calibration
The ADC performs a self-calibration at start-up. An internal
power-on-reset (POR) circuit detects the supply voltage ramps
and initiates the calibration when the analog and digital supply
voltages are above a threshold. The following conditions must be
adhered to for the power-on calibration to execute successfully:
A frequency-stable conversion clock must be applied to the
CLKP/CLKN pins
DNC pins must not be pulled up or down
SDO must be high
RESETN will be pulled low by the ADC during POR then
released
SPI communications must not be attempted
A user-initiated reset can subsequently be invoked in the event
that the previously mentioned conditions cannot be met at
power-up.
The SDO pin requires an external 4.7k
Ω pull-up to OVDD. If the
SDO pin is pulled low externally during power-up, calibration will
not be executed properly.
After the power supply has stabilized, the internal POR releases
RESETN and an internal pull-up pulls it high starting the calibration
sequence. When the RESETN pin is driven by external logic, it
should be connected to an open-drain output with open-state
leakage of less than 0.5mA to assure exit from the reset state. A
driver that can be switched from logic low to high impedance can
also be used to drive RESETN provided the high impedance state
leakage is less than 0.5mA and the logic voltages are the same.
The calibration sequence is initiated on the rising edge of RESETN, as
shown in Figure 23. The over-range output (OR) is set high once RESETN
is pulled low, and remains in that state until calibration is complete. The
OR output returns to normal operation at that time, so it is important
that the analog input be within the converter’s full-scale range to
observe the transition. If the input is in an over-range condition, the OR
pin will stay high, and it will not be possible to detect the end of the
calibration cycle.
While RESETN is low, the output clock (CLKOUTP/CLKOUTN) is
set low. Normal operation of the output clock resumes at the
next input clock edge (CLKP/CLKN) after RESETN is deasserted.
At 250MSPS the nominal calibration time is 200ms, while the
maximum calibration time is 550ms.
FIGURE 22. ADC CORE BLOCK DIAGRAM
DIGITAL
ERROR
CORRECTION
SHA
1.25V
INP
INN
CLOCK
GENERATION
2.5-BIT
FLASH
6-STAGE
1.5-BIT/STAGE
3-STAGE
1-BIT/STAGE
3-BIT
FLASH
LVDS/LVCMOS
OUTPUTS
+
–
相关PDF资料 |
PDF描述 |
|---|---|
| KAD5510P-50Q72 | IC ADC 10BIT 500MSPS SGL 72-QFN |
| KAD5512HP-17Q72 | IC ADC 12BIT 170MSPS SGL 72-QFN |
| KAD5512P-17Q72 | IC ADC 12BIT 170MSPS SGL 72-QFN |
| KAD5514P-12Q72 | IC ADC 14BIT 125MSPS SGL 72-QFN |
| KAD5610P-25Q72 | IC ADC 10BIT 250MSPS DUAL 72-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KAD5510P-50 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10-Bit, 500MSPS A/D Converter |
| KAD5510P-50_09 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:10-Bit, 500MSPS A/D Converter |
| KAD5510P-50_0910 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:10-Bit, 500MSPS A/D Converter |
| KAD5510P-50Q72 | 功能描述:IC ADC 10BIT 500MSPS SGL 72-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| KAD5512HP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:High Performance 12-Bit, 250/210/170/125MSPS ADC |
发布紧急采购，3分钟左右您将得到回复。