- 您现在的位置：买卖IC网 > PDF目录3987 > KMPC8560PX667LB (Freescale Semiconductor)IC MPU POWERQUICC III 783-FCPBGA PDF资料下载
参数资料
| 型号： | KMPC8560PX667LB |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 5/36页 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC III 783-FCPBGA |
| 标准包装： | 2 |
| 系列： | MPC85xx |
| 处理器类型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 667MHz |
| 电压： | 1.2V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 784-BBGA，FCBGA |
| 供应商设备封装： | 783-FCPBGA（29x29） |
| 包装： | 托盘 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
MOTOROLA
MPC8560 PowerQUICC III
13
Integrated Communications Processor Product Brief
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
On-Chip Memory Unit
activities. The CP has an instruction set optimized for communications but that can also be used for
general-purpose applications, relieving the system core of small, often repeated tasks.
Two serial DMAs (SDMAs), one associated with the local bus and one associated with the e500
coherency module (ECM), handling transfers simultaneously
Three full-duplex, serial FCCs supporting ATM (155 Mbps) protocol through two UTOPIA L2
interfaces, IEEE 802.3 and fast Ethernet protocols, HDLC up to E3 rates (45 Mbps) and totally
transparent operation. Each FCC can be configured to transmit fully-transparent data and receive
HDLC data, or vice-versa.
Two MCCs capable of handling an aggregate of 256 64-Kbps HDLC or transparent channels,
multiplexed on up to 8 TDM interfaces. The MCC also supports super-channels of rates higher than
64 Kbps and subchanneling of the 64-Kbps channels.
Four full-duplex SCCs supporting high-level synchronous data link control, HDLC, local talk,
UART, synchronous UART, BISYNC, and transparent
SPI and I2C bus controllers
TSA that supports multiplexing of data from any of the four SCCs and three FCCs
ATM TC-layer functionality is implemented internally to support applications that receive ATM
traffic over standard serial protocols (T1, E1, xDSL) through their serial interface ports
3.3
On-Chip Memory Unit
The MPC8560 contains an internal 256-Kbyte memory array that can be configured as memory-mapped
SRAM or as a look-aside L2 cache. The array can also be divided into two 128-Kbyte arrays, one of which
may be used as cache and the other as SRAM.
The memory controller for this array connects to the core complex bus (CCB) and communicates through
128-bit read and write buses to the e500 core and the MPC8560 system logic.
The on-chip memory unit contains:
256 Kbytes of on-chip memory
— L2 cache partitioning is configurable
— Can act as a 256-Kbyte L2 cache
— 256-Kbyte array organized as 1024 eight-way sets of 32-byte cache lines
— Array can be partitioned into 128-Kbyte L2 cache and 128-Kbyte memory mapped SRAM
— Can act as two 128-Kbyte memory-mapped SRAM arrays or a 256-Kbyte SRAM region
— SRAM operation is byte-accessible
— Data ECC on 64-bit boundaries (single-error correction, double-error detection)
— Tag parity (1 bit covering all tag bits)
— Cache mode supports instruction caching, data caching, or both
— External masters can force data to be allocated into the cache through programmed memory
ranges or special transaction types
— Separate locking for instructions and data so that locks can be set and cleared separately
— Supports locking the entire cache or selected lines
— Individual line locks are set and cleared through core-initiated instructions, by external reads or
writes, or by accesses to programmed memory ranges
— Flash clearing done through writes to L2 configuration registers
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT70V3389S6PRF8 | IC SRAM 1.125MBIT 6NS 128TQFP |
| KMPC8560CVT667JB | IC MPU POWERQUICC III 783-FCPBGA |
| KMPC8560CPX667JB | IC MPU POWERQUICC III 783-FCPBGA |
| KMPC855TZQ80D4 | IC MPU POWERQUICC 80MHZ 357-PBGA |
| XC4085XL-3BG432I | IC FPGA I-TEMP 3.3V 3SPD 432MBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KMPC8560PX667LC | 功能描述:微处理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8560PX833LB | 功能描述:微处理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8560PX833LC | 功能描述:微处理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8560PXAQFB | 功能描述:微处理器 - MPU PQ 3 DRACO-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8560VT667LB | 功能描述:微处理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。