参数资料
型号: KMPC885ZP80
厂商: Freescale Semiconductor
文件页数: 16/87页
文件大小: 0K
描述: IC MPU POWERQUICC 80MHZ 357PBGA
标准包装: 2
系列: MPC8xx
处理器类型: 32-位 MPC8xx PowerQUICC
速度: 80MHz
电压: 3.3V
安装类型: 表面贴装
封装/外壳: 357-BBGA
供应商设备封装: 357-PBGA(25x25)
包装: 托盘
MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7
Freescale Semiconductor
23
Bus Signal Timing
B36
A(0:31), BADDR(28:30), and D(0:31) to GPL
valid, as requested by control bit GxT4 in the
corresponding word in the UPM
(MIN = 0.25
× B1 – 2.00)
5.60
4.30
1.80
1.13
ns
B37
UPWAIT valid to CLKOUT falling edge9
(MIN = 0.00
× B1 + 6.00)
6.00
6.00
6.00
6.00
ns
B38
CLKOUT falling edge to UPWAIT valid 9
(MIN = 0.00
× B1 + 1.00)
1.00
1.00
1.00
1.00
ns
B39
AS valid to CLKOUT rising edge10
(MIN = 0.00
× B1 + 7.00)
7.00
7.00
7.00
7.00
ns
B40
A(0:31), TSIZ(0:1), RD/WR, BURST, valid to
CLKOUT rising edge (MIN = 0.00
× B1 + 7.00)
7.00
7.00
7.00
7.00
ns
B41
TS valid to CLKOUT rising edge (setup time)
(MIN = 0.00
× B1 + 7.00)
7.00
7.00
7.00
7.00
ns
B42
CLKOUT rising edge to TS valid (hold time)
(MIN = 0.00
× B1 + 2.00)
2.00
2.00
2.00
2.00
ns
B43
AS negation to memory controller signals
negation (MAX = TBD)
—TBD
ns
1 For part speeds above 50 MHz, use 9.80 ns for B11a.
2 The timing required for BR input is relevant when the MPC885/MPC880 is selected to work with the internal bus arbiter. The
timing for BG input is relevant when the MPC885/MPC880 is selected to work with the external bus arbiter.
3 For part speeds above 50 MHz, use 2 ns for B17.
4 The D(0:31) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
5 For part speeds above 50 MHz, use 2 ns for B19.
6 The D(0:31) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses
controlled by chip-selects under control of the user-programmable machine (UPM) in the memory controller, for data beats
where DLT3 = 1 in the RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)
7 This formula applies to bus operation up to 50 MHz.
8 The timing B30 refers to CS when ACS = 00 and to CS and WE(0:3) when CSNT = 0.
9 The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and
B38 are specified to enable the freeze of the UPM output signals as described in Figure 21.
10 The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified
Table 9. Bus Operation Timings (continued)
Num
Characteristic
33 MHz
40 MHz
66 MHz
80 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
相关PDF资料
PDF描述
KMSC7118VM1200 DSP 16BIT W/DDR CTRLR 400-MAPBGA
KS8001S TR TXRX 10/100 LINKMD 3.3V 48-SSOP
KS8001SI TXRX 10/100 LINKMD 3.3V 48-SSOP
KS8695PI IC ARM9 W/MMU 5PORT 289-PBGA
KS8695PX IC SWITCH 10/100 1PORT 289PBGA
相关代理商/技术参数
参数描述
KMPG666-4 制造商:Kingstate Electronics Corporation 功能描述:
KMQ100VB102M18X35LL 功能描述:铝质电解电容器 - 带引线 1000UF 100V RoHS:否 制造商:Kemet 引线类型: 电容:220 uF 容差:20 % 电压额定值:25 V 工作温度范围: 端接类型:Radial 外壳直径:8 mm 外壳长度:11 mm 引线间隔:5 mm 产品:General Purpose Electrolytic Capacitors 封装:Bulk
KMQ160VS102M22X40T2 功能描述:CAP ALUM 1000UF 160V 20% SNAP RoHS:否 类别:电容器 >> 铝 系列:KMQ 标准包装:2,000 系列:142 RHS 电容:4700µF 额定电压:10V 容差:±20% 寿命@温度:105°C 时为 2000 小时 工作温度:-40°C ~ 105°C 特点:通用 纹波电流:1.26A ESR(等效串联电阻):- 阻抗:- 安装类型:通孔 封装/外壳:径向,Can 尺寸/尺寸:0.492" 直径(12.50mm) 高度 - 座高(最大):1.063"(27.00mm) 引线间隔:0.197"(5.00mm) 表面贴装占地面积:- 包装:散装
KMQ160VS102M25X35T2 功能描述:CAP ALUM 1000UF 160V 20% SNAP RoHS:否 类别:电容器 >> 铝 系列:KMQ 标准包装:2,000 系列:142 RHS 电容:4700µF 额定电压:10V 容差:±20% 寿命@温度:105°C 时为 2000 小时 工作温度:-40°C ~ 105°C 特点:通用 纹波电流:1.26A ESR(等效串联电阻):- 阻抗:- 安装类型:通孔 封装/外壳:径向,Can 尺寸/尺寸:0.492" 直径(12.50mm) 高度 - 座高(最大):1.063"(27.00mm) 引线间隔:0.197"(5.00mm) 表面贴装占地面积:- 包装:散装
KMQ160VS122M25X40T2 功能描述:CAP ALUM 1200UF 160V 20% SNAP RoHS:否 类别:电容器 >> 铝 系列:KMQ 标准包装:2,000 系列:142 RHS 电容:4700µF 额定电压:10V 容差:±20% 寿命@温度:105°C 时为 2000 小时 工作温度:-40°C ~ 105°C 特点:通用 纹波电流:1.26A ESR(等效串联电阻):- 阻抗:- 安装类型:通孔 封装/外壳:径向,Can 尺寸/尺寸:0.492" 直径(12.50mm) 高度 - 座高(最大):1.063"(27.00mm) 引线间隔:0.197"(5.00mm) 表面贴装占地面积:- 包装:散装