参数资料
| 型号： | KS8993F |
| 厂商： | Micrel Inc |
| 文件页数： | 38/99页 |
| 文件大小： | 0K |
| 描述： | IC CONV MED 10/100 3PORT 128PQFP |
| 标准包装： | 66 |
| 系列： | * |
| 类型： | * |
| 应用： | * |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-PQFP（14x20） |
| 配用： | KS8993F-EVAL-ND - EVAL KIT EXPERIMENTAL KS8993F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
KS8993F
Micrel
August 26, 2004
Revision 1.0
- 43 -
2.10.2 I
2C Slave Serial Bus Configuration
In managed mode, the KS8993F can be configured as an I
2C slave device. In this mode, an I2C master device
(external controller/CPU) has complete programming access to the KS8993F’s 128 registers. Programming access
includes the Global Registers, Port Registers, Media Converter Registers, Advanced Control Registers and indirect
access to the “Static MAC Table”, “VLAN Table”, “Dynamic MAC Table” and “MIB Counters”. The tables and counters
are indirectly accessed via registers 110 thru 120.
In I
2C slave mode, the KS8993F operates like other I2C slave devices. Addressing the KS8993F’s 8 bit registers is
similar to addressing Atmel’s AT24C02 EEPROM’s memory locations. Details of I
2C read/write operations and related
timing information can be found in the AT24C02 Datasheet.
Two fixed 8 bit device addresses are used to address the KS8993F in I
2C slave mode. One is for read; the other is for
write. The addresses are as follow:
1011_1111
<read>
1011_1110
<write>
The following is a sample procedure for programming the KS8993F using the I
2C slave serial bus:
1.
Enable I
2C slave mode by setting the KS8993F strap-in pins PS[1:0] (pins 100 and 101 respectively) to “01”.
2.
Power up the board and assert reset to the KS8993F. After reset, the “Start Switch” bit (register 1 bit 0) will be
set to ‘0’.
3.
Configure the desired register settings in the KS8993F, using the I
2C write operation.
4.
Read back and verify the register settings in the KS8993F, using the I
2C read operation.
5.
Write a ‘1’ to the “Start Switch” bit to start the KS8993F with the programmed settings.
Note: The “Start Switch” bit cannot be set to ‘0’ to stop the switch after an ‘1’ is written to this bit. Thus, it is
recommended that all switch configuration settings are programmed before the “Start Switch” bit is set to ‘1’.
Some of the configuration settings, such as “Aging enable”, “Auto Negotiation Enable”, “Force Speed” and
“Power down” can be programmed after the switch has been started.
2.10.3 SPI Slave Serial Bus Configuration
In managed mode, the KS8993F can be configured as a SPI slave device. In this mode, a SPI master device (external
controller/CPU) has complete programming access to the KS8993F’s 128 registers. Programming access includes
the Global Registers, Port Registers, Media Converter Registers, Advanced Control Registers and indirect access to
the “Static MAC Table”, “VLAN Table”, “Dynamic MAC Table” and “MIB Counters”. The tables and counters are
indirectly accessed via registers 110 thru 120.
The KS8993F supports two standard SPI commands: ‘0000_0011’ for data read and ‘0000_0010’ for data write. SPI
multiple read and multiple write are also supported by the KS8993F to expedite register read back and register
configuration, respectively.
SPI multiple read is initiated when the master device continues to drive the KS8993F SPIS_N input pin (SPI Slave
Select signal) low after a byte (a register) is read. The KS8993F internal address counter will increment automatically
to the next byte (next register) after the read. The next byte at the next register address will be shifted out onto the
KS8993F SPIQ output pin. SPI multiple read will continue until the SPI master device terminates it by de-asserting the
SPIS_N signal to the KS8993F.
相关PDF资料 |
PDF描述 |
|---|---|
| LFXP15E-5F256C | IC FPGA 15.4KLUTS 188I/O 256-BGA |
| LFXP15E-4F256I | IC FPGA 15.4KLUTS 188I/O 256-BGA |
| LFXP15C-5F256C | IC FPGA 15.5KLUTS 188I/O 256-BGA |
| LFXP15C-4F256I | IC FPGA 15.5KLUTS 188I/O 256-BGA |
| LFXP15E-4FN256I | IC FPGA 15.4KLUTS 256FPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KS8993F-A1 | 功能描述:IC CONV MED 10/100 3PORT 128PQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| KS8993FA5 | 功能描述:IC SWITCH 3-PORT 10/100 128-PQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| KS8993F-EVAL | 功能描述:EVAL KIT EXPERIMENTAL KS8993F RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| KS8993FL | 功能描述:IC CONV MED 10/100 SGL 128PQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| KS8993FL-EVAL | 功能描述:BOARD EVAL EXPERIMENT KS8993F RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。