- 您现在的位置：买卖IC网 > PDF目录11595 > KSZ8864RMN (Micrel Inc)IC ETHERNET SW 4PORT 64QFN PDF资料下载
参数资料
| 型号： | KSZ8864RMN |
| 厂商： | Micrel Inc |
| 文件页数： | 74/111页 |
| 文件大小： | 0K |
| 描述： | IC ETHERNET SW 4PORT 64QFN |
| 标准包装： | 348 |
| 控制器类型： | 以太网开关控制器 |
| 接口： | MII，RMII |
| 电源电压： | 1.8V，2.5V，3.3V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（8x8） |
| 包装： | 托盘 |
| 配用： | 576-3869-ND - BOARD EVALUATION FOR KSZ8864RMN |
| 其它名称： | 576-3787 KSZ8864RMN-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页当前第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
1997 Microchip Technology Inc.
DS30444E - page 65
PIC16C9XX
11.1
SPI Mode
The SPI mode allows 8-bits of data to be synchro-
nously transmitted and received simultaneously. To
accomplish communication, typically three pins are
used:
Serial Data Out (SDO) RC5/SDO
Serial Data In (SDI) RC4/SDI
Serial Clock (SCK) RC3/SCK
Additionally a fourth pin may be used when in a slave
mode of operation:
Slave Select (SS) RA5/AN4/SS (the AN4 function
is implemented on the PIC16C924 only)
When initializing the SPI, several options need to be
specied. This is done by programming the appropriate
control bits in the SSPCON register (SSPCON<5:0>)
and SSPSTAT<7:6>. These control bits allow the fol-
lowing to be specied:
Master Mode (SCK is the clock output)
Slave Mode (SCK is the clock input)
Clock Polarity (Idle state of SCK)
Clock edge (output data on rising/falling edge of
SCK)
Clock Rate (Master mode only)
Slave Select Mode (Slave mode only)
The SSP consists of a transmit/receive Shift Register
(SSPSR) and a buffer register (SSPBUF). The SSPSR
shifts the data in and out of the device, MSb rst. The
SSPBUF holds the data that was written to the SSPSR,
until the received data is ready. Once the 8-bits of data
have been received, that byte is moved to the SSPBUF
register.
Then
the
buffer
full
detect
bit
BF
(SSPSTAT<0>) and interrupt ag bit SSPIF (PIR1<3>)
are set. This double buffering of the received data
(SSPBUF) allows the next byte to start reception before
reading the data that was just received. Any write to the
SSPBUF register during transmission/reception of data
will be ignored, and the write collision detect bit WCOL
(SSPCON<7>) will be set. User software must clear the
WCOL bit so that it can be determined if the following
write(s) to the SSPBUF register completed success-
fully. When the application software is expecting to
receive valid data, the SSPBUF should be read before
the next byte of data to transfer is written to the
SSPBUF. Buffer full bit BF (SSPSTAT<0>) indicates
when SSPBUF has been loaded with the received data
(transmission is complete). When the SSPBUF is read,
bit BF is cleared. This data may be irrelevant if the SPI
is only a transmitter. Generally the SSP Interrupt is
used to determine when the transmission/reception
has completed. The SSPBUF must be read and/or writ-
ten. If the interrupt method is not going to be used, then
software polling can be done to ensure that a write col-
lision does not occur. Example 11-1 shows the loading
of the SSPBUF (SSPSR) for data transmission. The
shaded instruction is only required if the received data
is meaningful.
EXAMPLE 11-1: LOADING THE SSPBUF
(SSPSR) REGISTER
BCF
STATUS, RP1
;Select Bank1
BSF
STATUS, RP0
;
LOOP BTFSS SSPSTAT, BF
;Has data been
;received
;(transmit
;complete)?
GOTO
LOOP
;No
BCF
STATUS, RP0
;Select Bank0
MOVF
SSPBUF, W
;W reg = contents
; of SSPBUF
MOVF
TXDATA, W
;W reg = contents
; of TXDATA
MOVWF SSPBUF
;New data to xmit
The block diagram of the SSP module, when in SPI
mode (Figure 11-3), shows that the SSPSR is not
directly readable or writable, and can only be accessed
from addressing the SSPBUF register. Additionally, the
SSP status register (SSPSTAT) indicates the various
status conditions.
FIGURE 11-3: SSP BLOCK DIAGRAM
(SPI MODE)
MOVWF RXDATA
;Save in user RAM
Read
Write
Internal
data bus
RC4/SDI/SDA
RC5/SDO
RA5/AN4/SS
RC3/SCK/
SSPSR reg
SSPBUF reg
SSPM3:SSPM0
bit0
shift
clock
SS Control
Enable
Edge
Select
Clock Select
TMR2 output
TCY
Prescaler
4, 16, 64
TRISC<3>
2
Edge
Select
2
4
SCL
相关PDF资料 |
PDF描述 |
|---|---|
| KSZ8863RLLI | IC ETHERNET SWITCH 3PORT 48-LQFP |
| V72A3V3C264BG3 | CONVERTER MOD DC/DC 3.3V 264W |
| KSZ8851SNL TR | IC CTLR MAC/PHY NON-PCI 32-MLF |
| PIC16F676-E/SL | IC MCU FLASH 1KX14 W/AD 14SOIC |
| LTC4278IDKD#PBF | IC PD IEEE 802.3AT 25.5W 32-DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8864RMN-EVAL | 功能描述:以太网开发工具 4-Port 10/100 Ethernet Switch w/ 2x PHYs and 2x MAC Interface - Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| KSZ8864RMNI | 功能描述:以太网 IC 4-Port 10/100 Ethernet Switch w/ 2x PHYs and 2x MAC Interface - Industrial Temp RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8864RMNU | 功能描述:以太网 IC 4-Port 10/100BT Switch with MII/RMII (Automotive) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8864RMNU TR | 制造商:Micrel Inc 功能描述:IC ETHERNET SWITCH 4PORT 64MLF |
| KSZ8873FLL | 功能描述:以太网 IC 3-Port Fast Ethernet Switch with 2x FX Ports - Lead free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。