参数资料
型号: LC5512MC-75QN208I
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: PLD
中文描述: EE PLD, 9.5 ns, PQFP208
封装: LEAD FREE, PLASTIC, QFP-208
文件页数: 34/95页
文件大小: 923K
代理商: LC5512MC-75QN208I
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
4
Cascading For Wide Operation
In several modes it is possible to cascade adjacent MFBs to support wider operation. Table 2 details the different
cascading options. There are chains of MFBs in each device which determine those MFBs that are adjacent for the
purposes of cascading. Table 3 indicates these chains. The ispXPLD 5000MX design tools automatically cascade
blocks if required by a particular design.
Table 2. Cascading Modes For Wide Support
Table 3. MFB Cascade Chain
SuperWIDE Logic Mode
In logic mode, each MFB contains 32 macrocells and a fully populated, programmable AND-array with 160 logic
product terms and four control product terms. The MFB has 68 inputs from the Global Routing Pool, which are
available in both true and complement form for every product term. It is also possible to cascade adjacent MFBs to
create a block with 136 inputs. The four control product terms are used for shared reset, clock, clock enable, and
output enable functions. Figure 3 shows the overall structure of the MFB in logic mode while Figure 4 provides a
more detailed view from the perspective of a macrocell slice.
Mode
Cascading Function
Logic
Input Width. Allows two MFBs to act as a 136-input block.
Arithmetic. Allow the carry chain to pass between two MFBs.
FIFO
Memory Width Expansion. Allows MFBs to be cascaded for greater width support.
CAM
Memory Width Expansion. Allows up to four MFBs to be cascaded for greater width support.
Device
MFBs in Cascade Chain
ispXPLD 5256MX
A
B C D
H -> G -> F -> E
ispXPLD 5512MX
A
B C D E F G H
P
NMLKJI
ispXPLD 5768MX
D
C B A X W V U T S R Q
E
F G H I J K L M N O P
ispXPLD 51024MX
H
G F E D C B A AF AE AD AC AB AA Z Y
I
J K L M N O P Q R S T U V W X
相关PDF资料
PDF描述
LC51024MC-75FN484C
LC51024MC-52FN484C
LC5768MC-5FN256C
LC51024MC-75FN672I
LC51024MB-75FN484C
相关代理商/技术参数
参数描述
LC5512M-PAC-EV 功能描述:可编程逻辑 IC 开发工具 Eval Board for XPLD5512 PAC1208 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
LC5512MV-45F208C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45F208I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45F256C 功能描述:CPLD - 复杂可编程逻辑器件 3.3V 193 I/O RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC5512MV-45F256I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family