参数资料
型号: LC5512MV-45F484C
厂商: Lattice Semiconductor Corporation
文件页数: 25/99页
文件大小: 0K
描述: IC XPLD 512MC 4.5NS 484FPBGA
标准包装: 60
系列: ispXPLD® 5000MV
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 4.5ns
电压电源 - 内部: 3 V ~ 3.6 V
逻辑元件/逻辑块数目: 16
宏单元数: 512
输入/输出数: 253
工作温度: 0°C ~ 90°C
安装类型: 表面贴装
封装/外壳: 484-BBGA
供应商设备封装: 484-FPBGA(23x23)
包装: 托盘
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
27
sysIO Single Ended DC Electrical Characteristics
Over Recommended Operating Conditions
Input/Output
Standard
VIL
VIH
VOL
Max (V)
VOH
Min (V)
IOL
2
(mA)
IOH
2
(mA)
Min (V)
Max (V)
Min (V)
Max (V)
LVCMOS 3.3
-0.3
0.8
2.0
5.5
0.4
2.4
20, 16, 12,
8, 5.33, 4
-20, -16, -12,
-8, -5.33, -4
0.2
VCCO - 0.2
0.1
-0.1
LVTTL
-0.3
0.8
2.0
5.5
0.4
2.4
4
-4
0.2
VCCO - 0.2
0.1
-0.1
LVCMOS 2.5
-0.3
0.7
1.7
3.6
0.4
VCCO - 0.4
16, 12, 8,
5.33, 4
-16, -12, -8,
-5.33, -4
0.2
VCCO - 0.2
0.1
-0.1
LVCMOS 1.8
1, 3
-0.3
0.68
1.07
3.6
0.4
VCCO - 0.4
8
-8
LVCMOS 1.8
3
-0.3
0.68
1.07
3.6
0.4
VCCO -0.4
12, 5.33, 4 -12, -5.33, -4
0.2
VCCO - 0.2
0.1
-0.1
PCI 3.3
4
-0.3
1.08
1.5
3.6
0.1 VCCO
0.9 VCCO
1.5
-0.5
AGP-1X
4
-0.3
1.08
1.5
3.6
0.1 VCCO
0.9 VCCO
1.5
-0.5
SSTL3 class I
-0.3
VREF - 0.2
VREF + 0.2
3.6
0.7
VCCO - 1.1
8
-8
SSTL3 class II
-0.3
VREF - 0.2
VREF + 0.2
3.6
0.5
VCCO - 0.9
16
-16
SSTL2 class I
-0.3
VREF - 0.18 VREF + 0.18
3.6
0.54
VCCO - 0.62
7.6
-7.6
SSTL2 class II
-0.3
VREF - 0.18 VREF + 0.18
3.6
0.35
VCCO - 0.43
15.2
-15.2
CTT 3.3
-0.3
VREF - 0.2
VREF + 0.2
3.6
VREF - 0.4
VREF + 0.4
8
-8
CTT 2.5
-0.3
VREF - 0.3
VREF + 0.2
3.6
VREF - 0.4
VREF + 0.4
8
-8
HSTL class I
-0.3
VREF - 0.1
VREF + 0.1
3.6
0.4
VCCO - 0.4
8
-8
HSTL class III
-0.3
VREF - 0.2
VREF + 0.1
3.6
0.4
VCCO - 0.4
24
-8
HSTL class IV
-0.3
VREF - 0.3
VREF + 0.1
3.6
0.4
VCCO - 0.4
48
-8
GTL+
-0.3
VREF - 0.2
VREF + 0.2
3.6
0.6
n/a
36
n/a
1. Software default setting.
2. The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the
I/O bank, as shown in the logic signals connection table, shall not exceed n*8mA. Where n is the number of I/Os between bank GND con-
nections or between the last GND in a bank and the end of a bank.
3. For 1.8V devices (ispXPLD 5000MC) these specifications are VIL = 0.35 * VCC and VIH = 0.65 * VCC.
4. For 1.8V devices (ispXPLD 5000MC) these specifications are VIL = 0.3 * VCC * 3.3/1.8, VIH = 0.5 * VCC * 3.3/1.8.
SELECT
DEVICES
DISCONTINUED
相关PDF资料
PDF描述
180-015-202L011 CONN DB15 FEMALE HD SLD CUP TIN
AMM15DTAH CONN EDGECARD 30POS R/A .156 SLD
AMM15DTAD CONN EDGECARD 30POS R/A .156 SLD
SG6742HRSY IC CTRLR PWM PROG GREEN CM 8SOP
TAJS225M010SNJ CAP TANT 2.2UF 10V 20% 1206
相关代理商/技术参数
参数描述
LC5512MV-45F484I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45F672C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45F672I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45FN208C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45FN208I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family