- 您现在的位置：买卖IC网 > PDF目录43903 > LC72134M PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 PDF资料下载
参数资料
| 型号： | LC72134M |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 |
| 封装： | MFP-24 |
| 文件页数： | 15/27页 |
| 文件大小： | 463K |
| 代理商： | LC72134M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
Directly outputting the unlocked state to the DO pin
Since the unlocked state (high level when locked, low when unlocked) is output from the DO pin, the dummy data
processing described above is not necessary. After N is changed, applications can check the locked state after waiting
at least two periods of the reference frequency.
Clock Time Base Usage Notes
When using the clock time base output function, the output pin (BO1) pull-up resistor must have a value of over 100 k
.
The use of a Schmitt input in the microcontroller that accepts this signal is recommended to reduce chattering. This is to
prevent degradation of the VCO C/N characteristics when combining with a loop filter that uses the internal transistor
provided to form a low-pass filter. Since the ground for the clock time base output pin and the ground for the transistor
are common internally on the chip, applications must take care to minimize current fluctuations in the time base pin to
prevent degradation of the low-pass filter characteristics.
No. 5814-22/27
LC72134M
Wait at least 2 reference frequency periods
Valid output data is acquired by using an interval of at
least one reference frequency period
*: Even more reliable recognition of the locked state
can be achieved by performing several checks of the
state and requiring that the locked state be detected
sequentially
Divisor N changed (data input)
Dummy data output
Valid data output
Locked state check*
YES
NO
Outputting the unlocked state data in the serial data
In the LC72134M, the unlocked state data (UL), once set to the unlocked state, is not reset unless data is output (or
input). At the point of data output (1) in figure 3, the VCO frequency will be stable (locked), but since the divisor N
was changed and a data output operation has not yet been performed, the unlocked state data will indicate the unlocked
state. Thus even though the loop is stable (locked), the data will indicate that it is not. In cases such as this, the
application should treat the first data output after the value of N has been changed as dummy data, and consider the
second data output (at point (2) in the figure) as valid data.
<Flowchart for Lock Detection>
A09968
相关PDF资料 |
PDF描述 |
|---|---|
| LC72135M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| LC72136NM | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72140M | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 |
| LC72140 | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDIP24 |
| LC72146 | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDIP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC72135M | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72135MA-AE | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LC72135MA-Q-AE | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Tape and Reel 制造商:ON Semiconductor 功能描述:REEL / PLL FREQUENCY SYNTHESIZER |
| LC72135M-Q-TLM-E | 制造商:SANYO Semiconductor Co Ltd 功能描述: |
| LC72136 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
发布紧急采购，3分钟左右您将得到回复。