- 您现在的位置：买卖IC网 > PDF目录97997 > LC72151V PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO30 PDF资料下载
参数资料
| 型号： | LC72151V |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO30 |
| 封装： | SSOP-30 |
| 文件页数： | 18/29页 |
| 文件大小： | 326K |
| 代理商： | LC72151V |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
(3) Notes on the IF counting using HCTR/I-3 and LCTR/I-4 pins
When counting the IF frequency, the application microcontroller must test the state of the IF IC SD (station detect)
signal, and only if the SD signal is present, turn on the IF counter buffer output and perform an IF count operation.
Methods in which auto-search operations are implemented only using the IF count may incorrectly stop at frequencies
where no station is present due to leakage from the IF counter buffer.
(4) Using the DO pin
At times other than data output mode, the DO pin can also be used to check for general-purpose counter count operation
completion, to output the unlock state detection signal, and to check for changes in the input pins.
Note that the states of the input pins (I/O-1 and I/O-2) can be directly input to the system microcontroller through the DO
pin.
(5) Power supply pins
Capacitors of at least 0.1 F must be inserted between the VDD and VSS power supply pins and between AVDD and AVSS
to reduce noise.
These capacitors must be located as close to the VDD and VSS, AVDD and AVSS pins as possible.
Additionally, power must be applied to AVDD before applying to VDD, and AVDD must be higher than or equal to VDD.
(6) Note on power application
After power is first applied, the power-on reset circuit initializes the IC. However, the CCB data RST must be set to 1 to
ensure the initialization.
(7) Notes on VCO design
The VCO must be designed so that the VCO oscillation does not stop if the control voltage (Vtune) becomes 0 V. If it is
possible for this oscillator to stop, use the charge pump control data (DLC) to forcible set Vtune to VCC temporarily to
prevent the PLL circuit from deadlocking. (This function is called a deadlock clear circuit.)
Pin states during a power-on reset
No. 6976-25/29
LC72151V
LC72151V
XO
State
Power-on state
F
I-1
F
O
I-2
O: Open
L: Low
F: Floating
State
Power-on state
UT
I/O-1
I/O-2
XBUF
O-3
VDD
VSS
FMIN
AMIN
HCTR/I-3
LCTR/I-4
AREF
AVDD
AVSS
AOUT1
XIN
CE
DI
CL
DO
AOUT2
AIN2
PDM2
PDF
PDM1
PDS
AIN1
TGI1
TGI2
TGO
相关PDF资料 |
PDF描述 |
|---|---|
| LC7216M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| LCP-10G3A4EDR | FIBER OPTIC TRANSCEIVER, 840-860nm, 10312.5Mbps(Tx), 10312.5Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
| LCP-10G3A4EDRH | FIBER OPTIC TRANSCEIVER, 840-860nm, 10312.5Mbps(Tx), 10312.5Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
| LCP-10G3B4QDR | FIBER OPTIC TRANSCEIVER, 1260-1355nm, 10000Mbps(Tx), 10000Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
| LCP-10G3B4QDRT | FIBER OPTIC TRANSCEIVER, 1260-1355nm, 10000Mbps(Tx), 10000Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC72151VS-MPB-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Ammo Pack |
| LC72151VS-TRM-E | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LC7215F | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:MW/LW PLL Frequency Synthesizers |
| LC7215FM | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:MW/LW PLL Frequency Synthesizers |
| LC7216M | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
发布紧急采购，3分钟左右您将得到回复。