- 您现在的位置：买卖IC网 > PDF目录69005 > LM96080CIMT-NOPB (NATIONAL SEMICONDUCTOR CORP) 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO24 PDF资料下载
参数资料
| 型号： | LM96080CIMT-NOPB |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO24 |
| 封装： | ROHS COMPLIANT, PLASTIC, TSSOP-24 |
| 文件页数： | 13/30页 |
| 文件大小： | 600K |
| 代理商： | LM96080CIMT-NOPB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
9.0 THE LM96080 INTERRUPT STRUCTURE
30070118
FIGURE 8. Interrupt Structure
Figure 8 depicts the Interrupt Structure of the LM96080. Note
that the number next to each input of the gate represents a
register and bit address. For example, INT_Clear 00h[3]
refers to bit 3, INT_Clear, of register address 00h. The
LM96080 can generate Interrupts as a result of each of its
internal WATCHDOG registers on the analog, temperature,
and fan inputs.
9.1 Interrupt Inputs
External Interrupts can come from the following sources.
While the label suggests a specific type or source of Interrupt,
this label is not a restriction of its usage, and it could come
from any desired source:
BTI (Board Temperature Interrupt) -
This is an active
low Interrupt intended to come from the Overtemperature
Shutdown (O.S.) output of LM75 temperature sensors.
The LM75 O.S. output goes active when its temperature
exceeds a programmed threshold. Up to 8 LM75's can be
connected to a single serial bus with their O.S. output's
wire or'ed to the BTI input of the LM96080. If the
temperature of any LM75 exceeds its programmed limit,
BTI is driven low. This generates an Interrupt via bit 1 of
the Interrupt Status Register 2 (address 02h) to notify the
host of a possible overtemperature condition. To disable
this feature, set bit 1 of the Interrupt Mask Register 2
(address 04h) high. This pin also provides an internal pull-
up resistor of 10 k
Ω.
GPI (Chassis Intrusion) -
This is an active high interrupt
from any type of device that detects and captures chassis
intrusion violations. This could be accomplished
mechanically, optically, or electrically, and circuitry
external to the LM96080 is expected to latch the event.
Read this Interrupt using bit 4 of the Interrupt Status
Register 2 (address 02h), and disable it using bit 4 of the
Interrupt Mask Register 2 (address 04h). The design of the
LM96080 allows this input to go high even with no power
applied to the LM96080, and no clamping or other
interference with the line will occur. This line can also be
pulled low for at least 10 ms by the LM96080 to reset a
typical Chassis Intrusion circuit. Accomplish this reset by
setting bit 5 of Configuration Register (address 00h) high;
this bit is self-clearing.
INT_IN -
This active low Interrupt provides a way to
chain the INT (Interrupt) from other devices through the
LM96080 to the processor. If this pin is pulled low, then bit
7 of the Interrupt Status Register 1 (address 01h) will go
high indicating this Interrupt detection. Setting bit 1 of the
Configuration Register (address 00h) will also allow the
output INT pin to go low when INT_IN goes low. To disable
this feature, set bit 7 of the Interrupt Mask Register 1
(address 03h) high.
9.2 Interrupt Outputs
All Interrupts are indicated in the two Interrupt Status Regis-
ters.
INT -
an output pin, not to be confused with the input
INT_IN pin. This pin becomes active whenever INT_IN,
BTI, or GPI interrupts. As described in Section 3.3, INT is
enabled when bit 1 of the Configuration Register (address
00h) is set high. Bits 2 and 3 of the Configuration Register
are also used to set the polarity and state of the INT
Interrupt line.
OS -
dedicated to the Temperature reading WATCHDOG.
In the Fan Divisor/RST_OUT/OS Register (address 05h),
the OS enable bit (bit 6), must be set high and the RST
enable bit (bit 7) must be set low to enable the OS function
on the RST_OUT/OS pin. OS pin has two modes of
operation: “One-Time Interrupt” and “Comparator”. “One-
Time Interrupt” mode is selected by taking bit 2 of the
OS Configuration/Temperature Resolution Register
(address 06h) high. If bit 2 is taken low, “Comparator”
mode is selected. Unlike the OS pin, the OS bit in Interrupt
Status Register 2 (address 02h, bit 5) functions in “Default
Interrupt” and “One-Time Interrupt” modes. The OS bit can
be masked to INT pin by taking bit 5 in the Interrupt Mask
Register 2 (address 04h) low. A description of
“Comparator”, “Default Interrupt”, and “One-Time
Interrupt” modes can be found in Section 8.1.
9.3 Interrupt Clearing
Reading an Interrupt Status Registers (addresses 01h - 02h)
will output the contents of the Register and reset the Register.
The Interrupt Status Registers clear upon being read. When
the Interrupt Status Registers clear, the INT output pin is also
www.national.com
20
LM96080
相关PDF资料 |
PDF描述 |
|---|---|
| LMX1602TMX/NOPB | PLL FREQUENCY SYNTHESIZER, 1100 MHz, PDSO16 |
| LMX2324TM/NOPB | PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO16 |
| LMX2324MWC | PLL FREQUENCY SYNTHESIZER, 2000 MHz, UUC |
| LMX2324TMX/NOPB | PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO16 |
| LMX2324MDC | PLL FREQUENCY SYNTHESIZER, 2000 MHz, UUC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LM96080CIMT-NOPB1 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:System Hardware Monitor with 2-Wire Serial Interface |
| LM96080CIMTX/NOPB | 功能描述:板上安装温度传感器 RoHS:否 制造商:Omron Electronics 输出类型:Digital 配置: 准确性:+/- 1.5 C, +/- 3 C 温度阈值: 数字输出 - 总线接口:2-Wire, I2C, SMBus 电源电压-最大:5.5 V 电源电压-最小:4.5 V 最大工作温度:+ 50 C 最小工作温度:0 C 关闭: 安装风格: 封装 / 箱体: 设备功能:Temperature and Humidity Sensor |
| LM96080CIMTX-NOPB2 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:System Hardware Monitor with 2-Wire Serial Interface |
| LM96080EB/NOPB | 制造商:Texas Instruments 功能描述:SYSTEM HARDWARE MONITOR WITH 2-WIRE SERI - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:BOARD EVAL FOR LM96080 制造商:Texas Instruments 功能描述:LM96080 EVAL BRD |
| LM96-1/2-LENS-KIT | 制造商:NSC 制造商全称:National Semiconductor 功能描述:LM9648 Color CMOS Image Sensor SXGA 18 FPS |
发布紧急采购，3分钟左右您将得到回复。