收藏本站
参数资料
型号： LMK02000
厂商： NATIONAL SEMICONDUCTOR CORP
元件分类： 时钟及定时
英文描述： Precision Clock Conditioner with Integrated PLL
中文描述： 2000 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC48
封装： 7 X 7 MM, 0.80 MM HEIGHT, LLP-48
文件页数： 14/18页
文件大小： 377K
代理商： LMK02000
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Clock Distribution Section
(Note 7) - LVPECL Clock Outputs (CLKout3 to CLKout7)
Jitter
ADD
Additive RMS Jitter (Note 7)
R
L = 100 Ω
Input Bus = 800
MHz
Integration
Bandwidth = 12 kHz
to 20 MHz
CLKoutX_MUX
= Bypass
40
fs
CLKoutX_MUX
= Divided
CLKoutX_DIV =
4
150
t
SKEW
CLKoutX to CLKoutY
Equal loading and identical channel
configuration
Termination = 50
Ω to Vcc - 2 V
-30
±3
30
ps
V
OH
Output High Voltage
Termination = 50
Ω to Vcc - 2 V
Vcc -
0.98
V
OL
Output Low Voltage
Vcc -
1.8
V
OD
Differential Output Voltage
660
810
965
mV
Digital LVTTL Interfaces
(Note 8)
V
IH
High-Level Input Voltage
2.0
Vcc
V
IL
Low-Level Input Voltage
0.8
V
I
IH
High-Level Input Current
V
IH = Vcc
-1.0
1.0
A
I
IL
Low-Level Input Current
V
IL = 0
-1.0
1.0
A
V
OH
High-Level Output Voltage
I
OH = -500 A
Vcc -
0.4
V
OL
Low-Level Output Voltage
I
OL = -500 A
0.4
V
Digital MICROWIRE Interfaces
(Note 9)
V
IH
High-Level Input Voltage
1.6
Vcc
V
IL
Low-Level Input Voltage
0.4
V
I
IH
High-Level Input Current
V
IH = Vcc
-1.0
1.0
A
I
IL
Low-Level Input Current
V
IL = 0
-1.0
1.0
A
MICROWIRE Timing
t
CS
Data to Clock Set Up Time
See Data Input Timing
25
ns
t
CH
Data to Clock Hold Time
See Data Input Timing
8
ns
t
CWH
Clock Pulse Width High
See Data Input Timing
25
ns
t
CWL
Clock Pulse Width Low
See Data Input Timing
25
ns
t
ES
Clock to Enable Set Up Time
See Data Input Timing
25
ns
t
CES
Enable to Clock Set Up Time
See Data Input Timing
25
ns
t
EWH
Enable Pulse Width High
See Data Input Timing
25
ns
Note 3:
For all frequencies the slew rate, SLEW
OSCin, is measured between 20% and 80%. If only OSCin is being driven (OSCin* AC grounded), the slew rate
is half, 0.25 V/ns.
Note 4:
For all frequencies the slew rate, SLEW
Fin, is measured between 20% and 80%. If only Fin is being driven (Fin* AC grounded), the slew rate is half, 0.25
V/ns.
Note 5:
A specification in modeling PLL in-band phase noise is the 1/f flicker noise, L
PLL_flicker(f), which is dominant close to the carrier. Flicker noise has a 10
dB/decade slope. PN10kHz is normalized to a 10 kHz offset and a 1 GHz carrier frequency. PN10kHz = L
PLL_flicker(10 kHz) - 20log(Fout / 1 GHz), where LPLL_flicker
(f) is the single side band phase noise of only the flicker noise's contribution to total noise, L(f). To measure L
PLL_flicker(f) it is important to be on the 10 dB/decade
slope close to the carrier. A high compare frequency and a clean crystal are important to isolating this noise source from the total phase noise, L(f).
Note 6:
A specification in modeling PLL in-band phase noise is the Normalized Phase Noise Contribution, L
PLL_flat(f), of the PLL and is defined as: PN1Hz =
L
PLL_flat(f) – 20log(N) – 10log(Fcomp). LPLL_flat(f) is the single side band phase noise measured at an offset frequency, f, in a 1 Hz Bandwidth and Fcomp is the
comparison frequency of the synthesizer. L
PLL_flat(f) contributes to the total noise, L(f). To measure LPLL_flat(f) the offset frequency, f, must be chosen sufficiently
smaller then the loop bandwidth of the PLL, and yet large enough to avoid a substantial noise contribution from the reference and flicker noise.
Note 7:
The Clock Distribution Section includes all parts of the device except the PLL section. Typical Additive Jitter specifications apply to the clock distribution
section only.
Note 8:
Applies to GOE, LD, and SYNC*.
Note 9:
Applies to uWireCLK, uWireDATA, and uWireLE.
5
www.national.com
LMK02000
相关PDF资料
PDF描述
LMR-01-Z SPECIAL SWITCH-JOYSTICK SWITCH, SPDT, MOMENTARY, 1A, 14VDC, PANEL MOUNT
LMR-011 SPECIAL SWITCH-JOYSTICK SWITCH, SPDT, MOMENTARY, 1A, 14VDC, PANEL MOUNT
LMR-012 SPECIAL SWITCH-JOYSTICK SWITCH, SPDT, MOMENTARY, 1A, 14VDC, PANEL MOUNT
LMS202CMW 5V Single Supply TIA/EIA-232 Dual Transceivers
LMS202CMWX 5V Single Supply TIA/EIA-232 Dual Transceivers
相关代理商/技术参数
参数描述
LMK02000EVAL-1 功能描述:时钟和定时器开发工具 LMK02000EVAL BOARD(WITH VCXO) RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V
LMK02000EVAL2 功能描述:BOARD EVALUATION FOR LMK02000 RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:PowerWise® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板
LMK02000EVAL-2 功能描述:时钟和定时器开发工具 LMK02000 EVAL BOARD W/O VCXO RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V
LMK02000ISQ 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R
LMK02000ISQ/NOPB 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*