- 您现在的位置：买卖IC网 > PDF目录224108 > LMK02000 (NATIONAL SEMICONDUCTOR CORP) Precision Clock Conditioner with Integrated PLL PDF资料下载
参数资料
| 型号： | LMK02000 |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 时钟及定时 |
| 英文描述： | Precision Clock Conditioner with Integrated PLL |
| 中文描述： | 2000 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC48 |
| 封装： | 7 X 7 MM, 0.80 MM HEIGHT, LLP-48 |
| 文件页数： | 17/18页 |
| 文件大小： | 377K |
| 代理商： | LMK02000 |
1.0 Functional Description
The LMK02000 precision clock conditioner combines the
functions of jitter cleaning/reconditioning, multiplication, and
distribution of a reference clock. The device integrates a high
performance Integer-N Phase Locked Loop (PLL), three
LVDS, and five LVPECL clock output distribution blocks.
Each clock distribution block includes a programmable di-
vider, a phase synchronization circuit, a programmable delay,
a clock output mux, and an LVDS or LVPECL output buffer.
This allows multiple integer-related and phase-adjusted
copies of the reference to be distributed to eight system com-
ponents.
The clock conditioner comes in a 48-pin LLP package and is
footprint compatible with other clocking devices in the same
family.
1.1 BIAS PIN
To properly use the device, bypass Bias (pin 36) with a low
leakage 1 F capacitor connected to Vcc. This is important
for low noise performance.
1.2 LDO BYPASS
To properly use the device, bypass LDObyp1 (pin 9) with a
10 F capacitor and LDObyp2 (pin 10) with a 0.1 F capacitor.
1.3 OSCILLATOR INPUT PORT (OSCin, OSCin*)
The purpose of OSCin is to provide the PLL with a reference
signal. The OSCin port may be driven single endedly by AC
grounding OSCin*.
1.4 FREQUENCY INPUT PORT (Fin, Fin*)
The purpose of Fin is to provide the PLL with a feedback sig-
nal from an external oscillator. The Fin port may be driven
single endedly by AC grounding Fin*.
1.5 CLKout DELAYS
Each individual clock output includes a delay adjustment.
Clock output delay registers (CLKoutX_DLY) support a 150
ps step size and range from 0 to 2250 ps of total delay.
1.6 LVDS/LVPECL OUTPUTS
Each LVDS or LVPECL output may be disabled individually
by programming the CLKoutX_EN bits. All the outputs may
be disabled simultaneously by pulling the GOE pin low or
programming EN_CLKout_Global to 0.
1.7 GLOBAL CLOCK OUTPUT SYNCHRONIZATION
The SYNC* synchronizes the clock outputs. When SYNC* is
held in a logic low state, the outputs are also held in a logic
low state. When SYNC* goes high, the clock outputs are ac-
tivated and will transition to a high state simultaneously.
SYNC* must be held low for greater than one clock cycle of
the Input Channel Bus. Once this low event has been regis-
tered, the outputs will not reflect the low state for four more
cycles. Similarly once SYNC* becomes high, the outputs will
not simultaneously transition high until four more Input Chan-
nel Bus clock cycles have passed. See the timing diagram
below for further detail.
SYNC* Timing Diagram
20216504
1.8 GLOBAL OUTPUT ENABLE AND LOCK DETECT
Each clock output may be individually enabled. Each output
enable control bit is gated with the Global Output Enable input
pin
(GOE)
and
the
Global
Output
Enable
bit
(EN_CLKout_Global).
The GOE pin provides an internal pull-up. If it is unterminated
externally, the clock output states are determined by the
Clock Output Enable bits (CLKoutX_EN).
All clock outputs can be disabled simultaneously if the GOE
pin is pulled low by an external signal or EN_CLKout_Global
is set to 0.
The Lock Detect (LD) signal can be connected to the GOE
pin in which case all outputs are disabled automatically if the
synthesizer is not locked.
www.national.com
8
LMK02000
相关PDF资料 |
PDF描述 |
|---|---|
| LMR-01-Z | SPECIAL SWITCH-JOYSTICK SWITCH, SPDT, MOMENTARY, 1A, 14VDC, PANEL MOUNT |
| LMR-011 | SPECIAL SWITCH-JOYSTICK SWITCH, SPDT, MOMENTARY, 1A, 14VDC, PANEL MOUNT |
| LMR-012 | SPECIAL SWITCH-JOYSTICK SWITCH, SPDT, MOMENTARY, 1A, 14VDC, PANEL MOUNT |
| LMS202CMW | 5V Single Supply TIA/EIA-232 Dual Transceivers |
| LMS202CMWX | 5V Single Supply TIA/EIA-232 Dual Transceivers |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMK02000EVAL-1 | 功能描述:时钟和定时器开发工具 LMK02000EVAL BOARD(WITH VCXO) RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| LMK02000EVAL2 | 功能描述:BOARD EVALUATION FOR LMK02000 RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:PowerWise® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| LMK02000EVAL-2 | 功能描述:时钟和定时器开发工具 LMK02000 EVAL BOARD W/O VCXO RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| LMK02000ISQ | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R |
| LMK02000ISQ/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。