- 您现在的位置：买卖IC网 > PDF目录15245 > LT1339ISW#TRPBF (Linear Technology)IC REG CTRLR BST PWM CM 20-SOIC PDF资料下载
参数资料
| 型号： | LT1339ISW#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 16/20页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BST PWM CM 20-SOIC |
| 标准包装： | 1,000 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 150kHz |
| 占空比： | 90% |
| 电源电压： | 最高 60V |
| 降压： | 无 |
| 升压： | 是 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 包装： | 带卷 (TR) |
LT1339
APPLICATIO N S I N FOR M ATIO N
is also small. However, since the FET gate must switch up
past the 48V input voltage, transition loss can become a
significant factor. In such a case, it is often prudent to take
the increased I 2 R loss of a smaller FET in order to reduce
C RSS and thus, the associated transition losses.
Gate Drive Buffers
The LT1339 is designed to drive relatively large capacitive
loads. However, in certain applications, efficiency im-
provements can be realized by adding an external buffer
stage to drive the gates of the FET switches. When the
switch gates load the driver outputs such that rise/fall
times exceed about 100ns, buffers can sometimes result
in efficiency gains. Buffers also reduce the effect of back
injection into the bottom side driver output due to coupling
of switch node transitions through the switch FET C MILLER .
Paying the Physicists
In high power synchronous buck configurations, certain
physical characteristics of the external MOSFET switches
can impact conversion efficiency. As the input voltage
approaches about 30V, the bottom MOSFETs will begin to
exhibit “phantom turn-on.” This phenomenon is caused
by coupling of the instantaneous voltage step on the
bottom side switch drain through C MILLER to the device
gate, yielding internal localized gate-source voltages above
the turn-on threshold of the FET. This generates a shoot-
through blip that ultimately eats away at efficiency num-
bers. In Figure 8 a negative prebias circuit is added to the
bottom side gate. The addition of this ～ 3V of negative
offset to the bottom gate drive provides additional off-
state voltage range to prevent phantom turn-on.
This type of prebias circuit is used in the 48V to 5V, 50A
converter pictured in the Typical Applications section.
As currents increase beyond the 10A to 15A range, the
bottom side FET body diode experiences hard turn-on
during switch dead time due to local current loop induc-
tance preventing the timely transfer of charge to the
Schottky catch diode. The charge current required to
commutate this body diode creates a high dV/dt Schottky
avalanche when the diode charge is finally exhausted (due
to an effective inductor current discontinuity at the
moment the body diode no longer requires charge). This
generates an increased turn-on power burst in the topside
switch, causing additional conversion efficiency loss. This
effect of this parasitic inductance can be reduced by using
FETKEY TM MOSFETs, which have parallel catch Schottky
diodes internal to their packages. FETKEY MOSFETs are
not available for high voltages, so as input voltage contin-
ues to increase, they can no longer be used. Because this
necessitates the use of discrete FETs and Schottkys,
interdigitation of a number of smaller devices is required
to minimize parasitic inductances. This technique is also
used in the 48V to 5V, 50A converter shown in the Typical
Applications section.
Optimizing Transient Response —Compensation
Component Values
The dominant compensation point for an LT1339 con-
verter is the V C pin (Pin 7), or error amplifier output. This
pin is connected to a series RC network, R VC and C VC . The
infinite permutations of input/output filtering, capacitor
ESR, input voltage, load current, etc. make for an empirical
method of optimizing loop response for a specific set of
conditions.
TS
12V IN
3.3V
Loop response can be observed by injecting a step change
in load current. This can be achieved by using a switchable
LT1339
BG
ZTX649
ZTX749
1 μ F
10k
load. With the load switching, the transient response of the
output voltage can be observed with an oscilloscope.
Iterating through RC combinations will yield optimized
response. Refer to LTC Application Note 19 in 1990 Linear
PGND
D1N914
Applications Handbook, Volume 1 for more information.
FETKEY is a trademark of International Rectifier Corporation.
1339 F08
Figure 8. Bottom Side Driver Negative Prebias Circuit
sn1339 1339fas
16
相关PDF资料 |
PDF描述 |
|---|---|
| SDR2207-561KL | INDUCTOR 560UH 800MA SMD |
| EBA36DTMT | CONN EDGECARD 72POS R/A .125 SLD |
| SDR2207-471KL | INDUCTOR 470UH 800MA SMD |
| LT1339ISW#TR | IC REG CTRLR BST PWM CM 20-SOIC |
| SDR2207-391KL | INDUCTOR 390UH 900MA SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT133X1-104 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:18+18 Dual channel 5V LVDS |
| LT1341 | 制造商:LINER 制造商全称:Linear Technology 功能描述:5V RS232 Transceiver with One Receiver Active in Shutdown |
| LT1341C | 制造商:LINER 制造商全称:Linear Technology 功能描述:5V RS232 Transceiver with One Receiver Active in Shutdown |
| LT1341CG | 功能描述:IC TXRX 5V RS232 W/SHTDWN 28SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:27 系列:- 类型:收发器 驱动器/接收器数:3/3 规程:RS232，RS485 电源电压:4.75 V ~ 5.25 V 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC 包装:管件 |
| LT1341CG#PBF | 功能描述:IC TXRX 5V RS232 W/SHTDWN 28SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:27 系列:- 类型:收发器 驱动器/接收器数:3/3 规程:RS232，RS485 电源电压:4.75 V ~ 5.25 V 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。