- 您现在的位置：买卖IC网 > PDF目录20625 > LT1939EDD#PBF (Linear Technology)IC REG DL BUCK/LINEAR 12DFN PDF资料下载
参数资料
| 型号： | LT1939EDD#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 7/24页 |
| 文件大小： | 349K |
| 描述： | IC REG DL BUCK/LINEAR 12DFN |
| 标准包装： | 121 |
| 拓扑： | 降压（降压）（1），线性（LDO）（1） |
| 功能： | 任何功能 |
| 输出数： | 2 |
| 频率 - 开关： | 500kHz ~ 2.4MHz |
| 电压/电流 - 输出 1： | 0.8 V ~ 24.25 V，2A |
| 电压/电流 - 输出 2： | 0.8 V ~ 24.25 V，1A |
| 带 LED 驱动器： | 无 |
| 带监控器： | 无 |
| 带序列发生器： | 无 |
| 电源电压： | 3 V ~ 25 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 12-WFDFN 裸露焊盘 |
| 供应商设备封装： | 12-DFN |
| 包装： | 管件 |
LT1939
7
1939f
PIN FUNCTIONS
PG (Pin 4): The power good pin is an open-collector
output that sinks current when the FB or LFB falls below
90% of its nominal regulating voltage. For V
IN
above 2V,
its output state remains true, although during SHDN, V
IN
undervoltage lockout, or thermal shutdown, its current
sink capability is reduced.
V
C
(Pin 5): The V
C
pin is the output of the error ampli er
and the input to the peak switch current comparator. It is
normally used for frequency compensation, but can also
be used as a current clamp or control loop override. If
the error ampli er drives V
C
above the maximum switch
current level, a voltage clamp activates. This indicates that
the output is overloaded and current to be pulled from the
SS pin reducing the regulation point.
R
T
/SYNC (Pin 6): This R
T
/SYNC pin provides two modes
of setting the constant switch frequency.
Connecting a resistor from the R
T
/SYNC pin to ground
will set the R
T
/SYNC pin to a typical value of 1V. The
resultant switching frequency will be set by the resistor
value. The minimum value of 15k?and maximum value
of 200k?set the switching frequency to 2.5MHz and
250kHz respectively.
Driving the R
T
/SYNC pin with an external clock signal
will synchronize the switch to the applied frequency.
Synchronization occurs on the rising edge of the clock
signal after the clock signal is detected. Each rising clock
edge initiates an oscillator ramp reset. A gain control loop
servos the oscillator charging current to maintain a con-
stant oscillator amplitude. Hence, the slope compensation
remains unchanged. If the clock signal is removed, the
oscillator reverts to resistor mode and reapplies the 1V
bias to the R
T
/SYNC pin after the synchronization detection
circuitry times out. The clock source impedance should
be set such that the current out of the R
T
/SYNC pin in
resistor mode generates a frequency roughly equivalent
to the synchronization frequency. Floating or holding the
R
T
/SYNC pin above 1.1V will not damage the device, but
will halt oscillation.
PG (Pin 7): The power good bar pin is an open-collector
output that sinks current when the FB or LFB rises above
90% of its nominal regulating voltage.
FB (Pin 8): The FB pin is the negative input to the switcher
error ampli er. The output switches to regulate this pin to
0.8V with respect to the exposed ground pad. Bias current
ows out of the FB pin.
LFB (Pin 9): The LFB pin is the negative input to the linear
error ampli er. The L
DRV
pin servos to regulate this pin to
0.8V with respect to the exposed ground pad. Bias current
ows out of the LFB pin.
LDRV (Pin 10): The LDRV pin is the emitter of an inter-
nal NPN that can be con gured as an output of a linear
regulator or as the drive for an external NPN high current
regulator. Current ows out of the LDRV pin when the
LFB pin voltage is below 0.8V. The LDRV pin has a typical
maximum current capability of 13mA.
BST (Pin 11): The BST pin provides a higher than V
IN
base
drive to the power NPN to ensure a low switch drop. A
comparator to V
IN
imposes a minimum off time on the SW
pin if the BST pin voltage drops too low. Forcing a SW off
time allows the boost capacitor to recharge.
SW (Pin 12): The SW pin is the emitter of the on-chip
power NPN. At switch off, the inductor will drive this pin
below ground with a high dV/dt. An external catch diode to
ground, close to the SW pin and respective V
IN
decoupling
capacitors ground, must be used to prevent this pin from
excessive negative voltages.
Exposed Pad (Pin 13): GND. The Exposed Pad is the
only ground connection for the device. The Exposed Pad
should be soldered to a large copper area to reduce ther-
mal resistance. The GND pin also serves as small-signal
ground. For ideal operation all small-signal ground paths
should connect to the GND pin at a single point, avoiding
any high current ground returns.
相关PDF资料 |
PDF描述 |
|---|---|
| T95Y685M025LZAL | CAP TANT 6.8UF 25V 20% 2910 |
| V48C12H75BG2 | CONVERTER MOD DC/DC 12V 75W |
| ISL6612ACBZAR5214 | IC MOSFET DRVR SYNC BUCK 8-SOIC |
| CS5463-ISZR | IC ENERGY METERING 1PHASE 24SSOP |
| 591D227X9010R2T20H | CAP TANT 220UF 10V 10% 2824 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT1939EDD-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Monolithic 2A Step-Down Regulator Plus Linear Regulator/Controller |
| LT1939IDD#PBF | 功能描述:IC REG DL BUCK/LINEAR 12DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 + 切换式 系列:- 标准包装:2,500 系列:- 拓扑:降压（降压）同步（3），线性（LDO）（2） 功能:任何功能 输出数:5 频率 - 开关:300kHz 电压/电流 - 输出 1:控制器 电压/电流 - 输出 2:控制器 电压/电流 - 输出 3:控制器 带 LED 驱动器:无 带监控器:无 带序列发生器:是 电源电压:5.6 V ~ 24 V 工作温度:-40°C ~ 85°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LT1939IDD#TRPBF | 功能描述:IC REG DL BUCK/LINEAR 12DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 + 切换式 系列:- 标准包装:2,500 系列:- 拓扑:降压（降压）同步（3），线性（LDO）（2） 功能:任何功能 输出数:5 频率 - 开关:300kHz 电压/电流 - 输出 1:控制器 电压/电流 - 输出 2:控制器 电压/电流 - 输出 3:控制器 带 LED 驱动器:无 带监控器:无 带序列发生器:是 电源电压:5.6 V ~ 24 V 工作温度:-40°C ~ 85°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LT1939IDD-PBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Monolithic 2A Step-Down Regulator Plus Linear Regulator/Controller |
| LT1939IDD-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Monolithic 2A Step-Down Regulator Plus Linear Regulator/Controller |
发布紧急采购，3分钟左右您将得到回复。