参数资料
| 型号： | LT3032IDE#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 15/24页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ .15A 14DFN |
| 产品培训模块： | LT3032 - 150mA Dual Positive/Negative Low Noise LDO |
| 特色产品： | LT3032 Voltage Linear Regulator |
| 标准包装： | 91 |
| 稳压器拓扑结构： | 正可调式和负可调式 |
| 输出电压： | ±1.22 V ~ ±20 V |
| 输入电压： | ±2.3 V ~ ±20 V |
| 电压 - 压降（标准）： | 0.27V @ 150mA，0.3V @ -150mA |
| 稳压器数量： | 2 |
| 电流 - 输出： | 150mA |
| 电流 - 限制（最小）： | 170mA |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-WFDFN 裸露焊盘 |
| 供应商设备封装： | 14-DFN（4x3） |
| 包装： | 管件 |
| 产品目录页面： | 1330 (CN2011-ZH PDF) |
LT3032 Series
PIN FUNCTIONS
BYPN (Pin 11): Negative Bypass. The BYPN pin is used
to bypass the reference of the negative side regulator to
achieve low noise performance. A small capacitor from
OUTN to this pin will bypass the reference to lower the
output voltage noise. A maximum value of 0.01μF is used
for reducing output voltage noise to a typical 30μV RMS
over the 10Hz to 100kHz bandwidth. If not used, this pin
must be left unconnected.
SHDNP (Pin 12): Positive Shutdown. The SHDNP pin puts
the positive side into a low power shutdown state. The
positive output will be off when the SHDNP pin is pulled
below 0.6V(typical). The SHDNP pin can be driven by 5V
logic or open-collector logic with a pull-up resistor. The
pull-up resistor is required to supply the pull-up current
of the open-collector device, normally several microam-
peres, and the SHDNP pin current, typically 1μA into the
pin. If unused, the SHDNP pin must be connected to INP.
The positive output will be shut down if the SHDNP pin
is open circuit. The SHDNP pin can be tied directly to the
SHDNN pin and both pins driven directly by positive logic
for a single point control of both outputs.
NC (Pin 13/Pins 2, 8 for Fixed Voltage Devices): No
Connect. The No Connect pin has no connection to inter-
nal circuitry and may be tied to INP, GND, INN, SHDNP ,
SHDNN , OUTP, OUTN, ?oated, or tied to any other point.
INP (Pin 14): Positive Input. Power is supplied to the
positive side of the LT3032 through the INP pin. A bypass
capacitor is required on this pin if it is more than six inches
away from the main input ?lter capacitor. In general, the
output impedance of a battery rises with frequency, so
it is advisable to include a bypass capacitor in battery-
powered circuits. A bypass capacitor in the range of 1μF
to 10μF is suf?cient.
3032fd
15
相关PDF资料 |
PDF描述 |
|---|---|
| RSM36DTBD-S664 | CONN EDGECARD 72POS R/A .156 |
| LFECP6E-3FN484I | IC FPGA 6.1KLUTS 484FPBGA |
| LFEC6E-3T144I | IC FPGA 6.1KLUTS 97I/O 144-TQFP |
| MAX4945LELA+T | IC CTLR OVP W/FET 5.80V 8UDFN |
| MAX4945AELA+T | IC CTLR OVP W/FET 5.80V 8UDFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT3032IDETR | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 150mA Positive/Negative Low Noise Low Dropout Linear Regulator |
| LT3032IDETRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 150mA Positive/Negative Low Noise Low Dropout Linear Regulator |
| LT3032MPDE#PBF | 功能描述:IC REG LDO ADJ .15A 14-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:3,000 系列:- 稳压器拓扑结构:正，固定式 输出电压:2.5V 输入电压:2.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:300mA（最小值） 电流 - 限制（最小）:360mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 供应商设备封装:TSOT-23-5 包装:带卷 (TR) |
| LT3032MPDE#TRPBF | 功能描述:IC REG LDO ADJ .15A 14-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:3,000 系列:- 稳压器拓扑结构:正，固定式 输出电压:2.5V 输入电压:2.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:300mA（最小值） 电流 - 限制（最小）:360mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 供应商设备封装:TSOT-23-5 包装:带卷 (TR) |
| LT3032MPDE-12#PBF | 功能描述:IC REG LDO +-12V .15A 14-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:3,000 系列:- 稳压器拓扑结构:正，固定式 输出电压:2.5V 输入电压:2.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:300mA（最小值） 电流 - 限制（最小）:360mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 供应商设备封装:TSOT-23-5 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。