参数资料
| 型号： | LT3070EUFD#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 17/28页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ 5A 28QFN |
| 产品培训模块： | LT3070 - 5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator |
| 标准包装： | 2,500 |
| 稳压器拓扑结构： | 正，可调式 |
| 输出电压： | 0.8 V ~ 1.8 V |
| 输入电压： | 0.95 V ~ 3 V |
| 电压 - 压降（标准）： | 0.085V @ 5A |
| 稳压器数量： | 1 |
| 电流 - 输出： | 5A |
| 电流 - 限制（最小）： | 5.1A |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-WFQFN 裸露焊盘 |
| 供应商设备封装： | 28-QFN（4x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LT3070
APPLICATIONS INFORMATION
The MARGTOL pin selects the absolute value of margin-
ing (1%, 3% or 5%) if enabled by the MARGSEL input.
The logic low threshold is less than 250mV referenced to
GND and enables either ±1% change in V OUT depending
on the state of the MARGSEL pin. The logic high threshold
is greater than V BIAS – 250mV and enables either ±5%
change in V OUT depending on the state of the MARGSEL
pin. The voltage range between these two logic thresholds
as set by a window comparator defines the logic Hi-Z state
and enables either ±3% change in V OUT depending on the
state of the MARGSEL pin.
Table 2: Programmin g Margining
MARGSEL MARGTOL % OF V OUT(NOM)
0 0 –1
0 Z –3
0 1 –5
Z 0 0
Z Z 0
Z 1 0
1 0 1
1 Z 3
1 1 5
Enable Function—Turning On and Off
The EN pin enables/disables the output device only. The
LT3070 reference and all support functions remain active
if V BIAS is above its UVLO threshold. Pulling the EN pin
low puts the LT3070 into nap mode. In nap mode, the
reference circuit is active, but the output is disabled and
quiescent current decreases.
Drive the EN pin with either a digital logic port or an open-
collector NPN or an open-drain NMOS terminated with
a pull-up resistor to V BIAS . The pull-up resistor must be
less than 35k to meet the V IH condition of the EN pin. If
unused, connect EN to BIAS.
Input Undervoltage Lockout on BIAS Pin
An internal undervoltage lockout (UVLO) comparator
monitors the BIAS supply voltage. If V BIAS drops below
the UVLO threshold, all functions shut down, the pass
transistor is gated off and output current falls to zero. The
typical BIAS pin UVLO threshold is 1.55V on the rising
edge of V BIAS . The UVLO circuit incorporates about 150mV
of hysteresis on the falling edge of V BIAS .
High Efficiency Linear Regulator—Input-to-Output
Voltage Control
The VIOC (voltage input-to-output control) pin is a function
to control a switching regulator and facilitate a design solu-
tion that maximizes system efficiency at high load currents
and still provides low dropout voltage performance.
The VIOC pin is the output of an integrated transcon-
ductance amplifier that sources and sinks about 250μA
of current. It typically regulates the output of most LTC ?
switching regulators or LTM ? power modules, by sinking
current from the ITH compensation node. The VIOC function
controls a buck regulator powering the LT3070’s input by
maintaining the LT3070’s input voltage to V OUT + 300mV.
This 300mV V IN -V OUT differential voltage is chosen to
provide fast transient response and good high frequency
PSRR while minimizing power dissipation and maximizing
efficiency. For example, 1.5V to 1.2V conversion and 1.3V
to 1V conversion yield 1.5W maximum power dissipation
at 5A full output current.
Figure 2 depicts that the switcher’s feedback resistor net-
work sets the maximum switching regulator output voltage
if the linear regulator is disabled. However, once the LT3070
is enabled, the VIOC feedback loop decreases the switching
regulator output voltage back to V OUT + 300mV.
Using the VIOC function creates a feedback loop between
the LT3070 and the switching regulator. As such, the feed-
back loop must be frequency compensated for stability.
Fortunately, the connection of VIOC to many LTC switching
regulator ITH pins represents a high impedance charac-
teristic which is the optimum circuit node to frequency
compensate the feedback loop. Figure 2 illustrates the
typical frequency compensation network used at the VIOC
node to GND.
The VIOC amplifier characteristics are:
g m = 3.2mS, I OUT = ±250μA, BW = 10MHz.
If the VIOC function is not used, terminate the VIOC pin to GND
with a small capacitor (1000pF) to prevent oscillations.
3070fb
For more information www.linear.com/LT3070
17
相关PDF资料 |
PDF描述 |
|---|---|
| MIC5310-SGYML TR | IC REG LDO 3.3V/1.8V .15A 8-MLF |
| GBB90DHBD | CONN EDGECARD 180PS R/A .050 SLD |
| HCC65DREI-S93 | CONN EDGECARD 130PS .100 EYELET |
| HBC65DREI-S93 | CONN EDGECARD 130PS .100 EYELET |
| EMC50DRTN-S93 | CONN EDGECARD 100PS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT3070IUFD | 制造商:LINER 制造商全称:Linear Technology 功能描述:5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator |
| LT3070IUFD#PBF | 功能描述:IC REG LDO ADJ 5A 28QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:8V 输入电压:10.5 V ~ 23 V 电压 - 压降（标准）:1.7V @ 40mA 稳压器数量:1 电流 - 输出:100mA（最小值） 电流 - 限制（最小）:- 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:剪切带 (CT) 产品目录页面:1075 (CN2011-ZH PDF) 其它名称:296-24390-1 |
| LT3070IUFD#TRPBF | 功能描述:IC REG LDO ADJ 5A 28QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:3,000 系列:- 稳压器拓扑结构:正，固定式 输出电压:2.5V 输入电压:2.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:300mA（最小值） 电流 - 限制（最小）:360mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 供应商设备封装:TSOT-23-5 包装:带卷 (TR) |
| LT3070IUFDPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator |
| LT3070IUFDTR | 制造商:LINER 制造商全称:Linear Technology 功能描述:5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator |
发布紧急采购，3分钟左右您将得到回复。