参数资料
型号: LT3587EUD#TRPBF
厂商: Linear Technology
文件页数: 9/24页
文件大小: 0K
描述: IC REG BOOST INV ADJ DL 20QFN
标准包装: 2,500
类型: 升压(升压),反相
输出类型: 可调式
输出数: 2
输出电压: 可调至 ±32V
输入电压: 2.5 V ~ 6 V
PWM 型: 电流模式
频率 - 开关: 1MHz
同步整流器:
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 20-WFQFN 裸露焊盘
包装: 带卷 (TR)
供应商设备封装: 20-QFN 裸露焊盘(3x3)
LT3587
OPERATION
All three channels of the LT3587 use a constant frequency,
current mode control scheme to provide voltage and/or
current regulation at the output. Operation can be best un-
derstood by referring to the Block Diagram in Figure 1.
If EN/SS1 is pulled higher than 200mV, the bandgap refer-
ence, the start-up bias and the oscillator are turned on. At
the start of each oscillator cycle, the SR latch X1 is set,
which turns on the power switch Q1. A voltage proportional
to the switch current is added to a stabilizing ramp and
the resulting sum is fed into the positive terminal of the
PWM comparator A3. When this voltage exceeds the level
at the negative input of A3, the SR latch X1 is reset, turning
off the power switch Q1. The level at the negative input
of A3 is set by the error ampli?er A1, which is simply an
ampli?ed version of the difference between the reference
voltage of 1.22V and the feedback voltage. In this manner,
the error ampli?er sets the correct peak switch current
level to keep the output voltage in regulation. If the error
ampli?er output increases, more current is delivered to
the output; if it decreases, less current is delivered.
The second channel is an inverting converter. This channel
is also enabled through the EN/SS1 pin. The basic opera-
tion of this second channel is the same as the positive
channel. The SR latch X2 is also set at the start of each
oscillator cycle. The power switch Q2 is turned on at the
same time as Q1. Q2 turns off based on its own feedback
loop, which consists of error ampli?er A2 and PWM
comparator A4. The reference voltage of this negative
channel is ground.
Voltage clamps (not shown) on the output of the error
ampli?ers A1 and A2 enforce current limit on Q1 and Q2
respectively.
Similar to the ?rst channel, the third channel is also a
positive boost regulator. If EN/SS3 is pulled higher than
200mV, the bandgap reference, the start-up bias and the
oscillators are also turned on. The SR latch X3 is set at
the start of each oscillator cycle which turns on the power
switch Q3. Q3 turns off based on its own feedback loop,
which consists of error ampli?er A5 and PWM comparator
A6. The level at the negative input of A6 is set by the error
ampli?er A5, and is an ampli?ed version of the difference
between the reference voltage of 0.8V and the maximum
of the two feedback voltages at V FB3 and I FB3 . A separate
comparator (not shown) sets the maximum current limit
on Q3.
The I FB3 pin is pulled up internally with a current that
is (1/200) times the load current out of the V OUT3 pin.
Therefore, an external resistor connected from this pin
to ground generates a feedback voltage proportional to
the V OUT3 output load current at the I FB3 pin. When the
voltage at V FB3 is higher than the voltage at I FB3 , the third
channel regulates to the feedback voltage at V FB3 , which in
normal application is a divided down voltage from V OUT3 .
In this state, the third channel behaves as a boost voltage
regulator. On the other hand if the voltage at I FB3 is higher,
the third channel regulates to the feedback voltage at I FB3 ,
which therefore regulates the V OUT3 output load current to
a particular value. In this state, the third channel behaves
as a boost current regulator.
PMOS M1 is used as an output disconnect pass transistor
for the ?rst channel. M1 disconnects the load (V OUT1 ) from
the input as long as the voltage between CAP1 and V IN
is less than 2.5V (typical) and the voltage between CAP1
and V OUT1 is less than 10V (typ). Similarly, PMOS M3 is
used as an output disconnect pass transistor for the third
channel. M3 disconnects the load (V OUT3 ) from the input
when the third channel is in shutdown (EN/SS3 voltage
is lower than 200mV) and the voltage between CAP3 and
V OUT3 is less than 10V (typical).
3587fc
9
相关PDF资料
PDF描述
LT3640IFE#TRPBF IC REG BUCK FIX/ADJ DL 28TSSOP
LT3641HFE#TRPBF IC REG BUCK SYNC ADJ DL 28TSSOP
LT3650IMSE-8.4#TRPBF IC CHARGER LI-ION 8.4V 2A 12MSOP
LT3652EMSE#PBF IC BATTERY CHARGER SOLAR 12MSOP
LT3653IDCB#TRPBF IC REG BUCK ADJ 1.2A 8DFN
相关代理商/技术参数
参数描述
LT3590 制造商:LINER 制造商全称:Linear Technology 功能描述:60V Triple Step-Down LED Driver Programmable Temperature Protection
LT3590EDC#PBF 制造商:Linear Technology 功能描述:IC LED DRIVER BULK MODE 48V 制造商:Linear Technology 功能描述:IC, LED DRIVER, BULK MODE, 48V
LT3590EDC#TRMPBF 功能描述:IC LED DRIVER WHITE BCKLGT 6-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - LED 驱动器 系列:- 标准包装:6,000 系列:- 恒定电流:- 恒定电压:- 拓扑:开路漏极,PWM 输出数:4 内部驱动器:是 类型 - 主要:LED 闪烁器 类型 - 次要:- 频率:400kHz 电源电压:2.3 V ~ 5.5 V 输出电压:- 安装类型:表面贴装 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-HVSON 包装:带卷 (TR) 工作温度:-40°C ~ 85°C 其它名称:935286881118PCA9553TK/02-TPCA9553TK/02-T-ND
LT3590EDC#TRPBF 功能描述:IC LED DRIVER WHITE BCKLGT 6-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - LED 驱动器 系列:- 标准包装:6,000 系列:- 恒定电流:- 恒定电压:- 拓扑:开路漏极,PWM 输出数:4 内部驱动器:是 类型 - 主要:LED 闪烁器 类型 - 次要:- 频率:400kHz 电源电压:2.3 V ~ 5.5 V 输出电压:- 安装类型:表面贴装 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-HVSON 包装:带卷 (TR) 工作温度:-40°C ~ 85°C 其它名称:935286881118PCA9553TK/02-TPCA9553TK/02-T-ND
LT3590EDC-PBF 制造商:LINER 制造商全称:Linear Technology 功能描述:48V Buck Mode LED Driver in SC70 and 2mm x 2mm DFN